Noninterference under Weak Memory Models
(Progress Report)

Heiko Mantel, Matthias Perner, Jens Sauer
TU Darmstadt, Germany, {mantel,perner,sauer}@cs.tu-darmstadt.de

Abstract—Research on information flow security for concurrent programs usually assumes sequential consistency although modern multi-core processors often support weaker consistency guarantees. In this article, we clarify the impact that relaxations of sequential consistency have on information flow security. We consider four memory models and prove for each of them that information flow security under this model does not imply information flow security in any of the other models. This result suggests that research on security needs to pay more attention to the consistency guarantees provided by contemporary hardware. The other main technical contribution of this article is a program transformation that soundly enforces information flow security under different memory models. This program transformation is significantly less restrictive than a transformation that first establishes sequential consistency and then applies a traditional information flow analysis for concurrent programs.

I. INTRODUCTION

Before granting a program access to private information or other secrets, one might like to know whether there is any danger that the program leaks the secrets. Research on information flow security aims at answering this question. The fact that researchers have kept making foundational contributions on information flow security [Lam73], [Den76], [Coh78], [Rus81], [GM82] for more than 40 years by now, shows that information flow security is not only of practical relevance, but also a very rich domain of non-trivial research problems.

In this article, we study information flow security in the presence of concurrency. Prior research in this area led, e.g., to noninterference-like security properties, which are suitable for expressing information flow security for concurrent programs, and analysis techniques, which are suitable for certifying that concurrent programs have secure information flow.

Concurrency is a rich domain of foundational research problems itself and combining it with information flow security results in intriguing problems that, in order to achieve reliable security for concurrent programs, require solutions. The combination of information flow security with concurrency leads to new problems, such as how to achieve reliable information flow security without knowing how the scheduler works (see, e.g., [SS00], [MS10]), and further complicates problems that are already non-trivial in a sequential setting, such as how to control declassification (see, e.g., [SS05], [LMP12]).

The focus of this article is on the effects of relaxed consistency guarantees on information flow security. Weak memory models provide weaker consistency guarantees than the sequential consistency property [Lam79] that programmers of concurrent programs often take for granted. There are multiple benefits of relaxing sequential consistency. In particular, it enables more efficient uses of caches in multi-core processors and program optimizations during compilation that are not compatible with sequential consistency. For an introduction to weak memory models, we refer to [AG95], [AG96].

This is not the first study of noninterference under relaxed consistency guarantees. Vaughan and Millstein studied the effects of one weak memory model, namely total-store order (brief: TSO), on noninterference [VM12]. They showed that noninterference under sequential consistency (brief: SC) does not imply noninterference under TSO and, vice versa, that noninterference under TSO does not imply noninterference under SC. This is an insight of great significance, because it shows how closely security depends on the memory model provided by the hardware on which a program runs. Vaughan and Millstein also proposed a security type system, showed that it is sound under TSO, and demonstrated how this type system can be refined to a more precise one without loosing soundness for TSO. We started our research on the effects of weak memory models on noninterference independently from Vaughan and Millstein (see [Sau12] for preliminary results).

The three main, novel contributions of this article are:

- We clarify the effects of four memory models on information flow security. For each of these models, we show that noninterference under this memory model does not imply noninterference under any of the other three memory models. On the one hand, our results lift the observation by Vaughan and Millstein to further memory models. On the other hand, our results back that their observations are not just a peculiarity of one weak memory model, i.e., TSO. Hence, our results suggest that research on security should pay more attention to the consistency guarantees provided by modern hardware and optimizations.

- We propose a security type system for verifying noninterference under weak memory models. This is the first security type system that is known to be sound for multiple memory models. We prove soundness for IBM370, PSO, TSO, and also for SC. This means, a program verified by our type system remains secure if it is ported to any environment that supports one of the four memory models. Our type system is also the first transforming type system that is suitable for relaxed consistency guarantees. Our transformation inserts fence commands into a program such that it becomes secure under relaxed consistency guarantees. Although inspired by fence-insertion techniques that establish sequentially consistent behavior of a program [AM11], our transformation does not force sequential consistency on a program that is executed under a weak memory model.

The focus of this article is on the effects of relaxed consistency guarantees on information flow security. Weak memory models provide weaker consistency guarantees than the sequential consistency property [Lam79] that programmers of concurrent programs often take for granted. There are multiple benefits of relaxing sequential consistency. In particular, it enables more efficient uses of caches in multi-core processors and program optimizations during compilation that are not compatible with sequential consistency. For an introduction to weak memory models, we refer to [AG95], [AG96].

This is not the first study of noninterference under relaxed consistency guarantees. Vaughan and Millstein studied the effects of one weak memory model, namely total-store order (brief: TSO), on noninterference [VM12]. They showed that noninterference under sequential consistency (brief: SC) does not imply noninterference under TSO and, vice versa, that noninterference under TSO does not imply noninterference under SC. This is an insight of great significance, because it shows how closely security depends on the memory model provided by the hardware on which a program runs. Vaughan and Millstein also proposed a security type system, showed that it is sound under TSO, and demonstrated how this type system can be refined to a more precise one without losing soundness for TSO. We started our research on the effects of weak memory models on noninterference independently from Vaughan and Millstein (see [Sau12] for preliminary results).

The three main, novel contributions of this article are:

- We clarify the effects of four memory models on information flow security. For each of these models, we show that noninterference under this memory model does not imply noninterference under any of the other three memory models. On the one hand, our results lift the observation by Vaughan and Millstein to further memory models. On the other hand, our results back that their observations are not just a peculiarity of one weak memory model, i.e., TSO. Hence, our results suggest that research on security should pay more attention to the consistency guarantees provided by modern hardware and optimizations.

- We propose a security type system for verifying noninterference under weak memory models. This is the first security type system that is known to be sound for multiple memory models. We prove soundness for IBM370, PSO, TSO, and also for SC. This means, a program verified by our type system remains secure if it is ported to any environment that supports one of the four memory models. Our type system is also the first transforming type system that is suitable for relaxed consistency guarantees. Our transformation inserts fence commands into a program such that it becomes secure under relaxed consistency guarantees. Although inspired by fence-insertion techniques that establish sequentially consistent behavior of a program [AM11], our transformation does not force sequential consistency on a program that is executed under a weak memory model.
We present a novel model of concurrent computation that is parametric in a set of consistency guarantees and that, hence, can be applied to different memory models. Our model of computation originated as a side product of our research project on security. We developed this model because we did not succeed in basing our study on any of the existing models of computation for relaxed consistency guarantees. Though originally a side product, we view this model also as a valuable contribution as it was helpful for our research on information flow security and might be helpful for others, not only in security.

We are confident that our results constitute a significant step towards better foundations for software security under relaxed consistency guarantees. However, the exploration of the correlation between noninterference and weak memory models has just begun. To the best of our knowledge, this is just the second article on this correlation. Beyond the memory models that we investigate in this article, there are further memory models whose impact on information flow security needs to be clarified. Our novel model of computation under relaxed consistency guarantees could be helpful for such studies.

In Section II and III, we introduce our model of computation. We present a concurrent language that features fence commands and dynamic thread creation in Section IV, where we use our novel model of computation to define the operations that a thread can perform on its registers and refer to such terms as local states. We leave the set of operators parametric, assuming that the arity of each operator in the model the transfer of data between memory and registers sets. We use functions in the set $\text{Mem} = \mathcal{X} \rightarrow \mathcal{V}$ to model states of the global memory and functions in $\text{Reg} = \mathcal{R} \rightarrow \mathcal{V}$ to model states of the register set, i.e., each thread's local memory. We identify threads by identifiers in $\mathcal{I} = \mathbb{N}$ and use vectors in the set $\text{Reg} = \mathcal{I} \rightarrow \text{Reg}$ to model states of the registers of all threads. For a given thread identifier, a vector $\vec{r}_{\text{reg}} \in \text{Reg}$ returns a function of type $\text{Reg}$ that models the content of the register set of the thread with this identifier.

We model snapshots during a program run by pairs from the set $\text{Gst} = \text{Reg} \times \text{Mem}$ and refer to such pairs as global states. We use pairs from $\text{Lst} = \text{Reg} \times \text{Mem}$ to capture the part of a global state that is relevant for a single thread and refer to such pairs as local states. We write $\text{gst}[i]$ for the local state of thread $i \in \text{pre}(\text{gst})$ in a global state $\text{gst} \in \text{Gst}$, i.e., if $\text{gst} = (\vec{r}_{\text{reg}}, \text{mem})$ then $\text{gst}[i] = (\vec{r}_{\text{reg}}(i), \text{mem}) \in \text{Lst}$. We call a thread $i \in \mathcal{I}$ active in $\text{gst}$ if $i \in \text{pre}(\text{gst})$ holds, and inactive otherwise. Note that $\text{gst}[i]$ is only defined if $i$ is active.

As a notational convention, we use meta-variables as follows: $k, m, n$ for natural numbers in $\mathbb{N}$, $x$ for variables in $\mathcal{X}$, $r$ for registers in $\mathcal{R}$, $v$ for values in $\mathcal{V}$, $i, j$ for thread identifiers in $\mathcal{I}$, $\text{mem}$ for global memories in $\text{Mem}$, $\text{reg}$ for local memories of a single thread in $\mathcal{Reg}$, $\vec{r}_{\text{reg}}$ for local memories in $\mathcal{Reg}$, $\text{gst}$ for global states in $\text{Gst}$, and $\text{lst}$ for local states in $\text{Lst}$. We use each of these meta-variables also with indices and primes.

Events and Traces: We use operators to model operations that a thread can perform on its registers and events to model the transfer of data between memory and registers sets.

We leave the set of operators $\text{Op}$ parametric, assuming that the arity of each operator in $\text{Op}$ is defined by a function $\text{arity} : \text{Op} \rightarrow \mathbb{N}$. We use terms of the form $\text{op}(r s)$ to model the execution of the operation specified by the operator $\text{op}$ on the register tuple $r s \in \mathcal{R}^{\text{arity}(\text{op})}$. We refer to such terms as expressions and define the set of all expressions by

$$\mathcal{E} = \{ \text{op}(r s) \ | \ \text{op} \in \text{Op} \land r s \in \mathcal{R}^{\text{arity}(\text{op})} \}$$

For an expression $e \in \mathcal{E}$, we use $\text{args}(e)$ to denote the set of all registers that appear as arguments of the operator in $e$.

We define the set of events $\mathcal{Ev}$ by the following grammar:

$$ev ::= x \rightarrow v @ r \ | \ v @ x \rightarrow r \ | \ v @ e \circ r$$

where $e \in \mathcal{E}$. Intuitively, an event $x \rightarrow v @ r$ models the copying of the value $v$ from the register $r$ to the variable $x$. Moreover, an event $v @ x \rightarrow r$ models the copying of the value $v$ from the variable $x$ to the register $r$. Finally, an event
\( \forall e \triangleleft r \) models the updating of the register \( r \) with the value \( v \), where the expression \( e \) captures how \( v \) was computed.

We formalize this intuition about the effects of events by a function \( \text{effect} : Ev \rightarrow (\text{Lst} \rightarrow \text{Lst}) \) that we define by

\[
\begin{align*}
\text{effect}(x \leftarrow v@r)(\text{reg}, \text{mem}) &= (\text{reg}, \text{mem}[x \mapsto v]) \\
\text{effect}(v@x \rightarrow r)(\text{reg}, \text{mem}) &= (\text{reg}[r \mapsto v], \text{mem}) \\
\text{effect}(v@e \triangleleft r)(\text{reg}, \text{mem}) &= (\text{reg}[r \mapsto v], \text{mem}) .
\end{align*}
\]

Note that each event models the update of either a single variable or a single register. We refer to events that model the transfer of a value from the global memory into a register \( v@x \rightarrow r \) as \textit{read events}, to events that model a register update after an operation on registers \( v@e \triangleleft r \) as \textit{computation events}, and to events that model the transfer of a value from a register to the global memory \( x \leftarrow v@r \) as \textit{write events}.

Steps by a single thread result in changes of the thread’s local state. For each local state \( \text{lst} = (\text{reg}, \text{mem}) \in \text{Lst} \), each global state \( \text{gst}' = (r\text{reg}', \text{mem}') \), and each thread \( i \in \mathbb{I} \), we define the update of \( \text{gst}' \) with \( \text{lst} \) by

\[
\text{gst}'[i \mapsto \text{lst}] = (r\text{reg}'[i \mapsto \text{reg}], \text{mem}) .
\]

We use finite lists of events to model sequences of computation steps by one thread. We refer to such lists as \textit{traces} and define the set of all traces by \( Tr = Ev^* \).

We use meta-variables as follows: \( op \) for operators in \( Op \), \( rs \) for register tuples in \( \mathbb{R}^n \), \( e \) for expressions in \( Ev \), \( ev \) for events in \( Ev \), and \( tr \) for traces in \( Tr \).

### III. Supporting Relaxed Consistency Guarantees

Weak memory models relax sequential consistency, for instance, in order to support a more efficient use of caches in multi-core architectures. Weak memory models also provide consistency guarantees but these are weaker than sequential consistency. The various weak memory models differ in the consistency guarantees that they provide (see, e.g., [AG95]).

This variety of memory models is of conceptual interest and also relevant in practice. For instance, the processors Alpha, x86 and POWER support weak memory models that differ from each other [AG95], [OSS09], [SSA+11].

In this section, we extend our basic model of computation from Section II to a model that supports weaker consistency guarantees than sequential consistency. This results in a novel model of computation that is generic in the sense that it can be instantiated for different memory models. Conceptually, we build on the common distinction between program-order relations and write-atomicity relaxations [AG95]. This distinction leads to a modular definition of weak memory models by sets of permitted primitive relaxations. We exploit this modularity in the construction of our model of computation.

Two key technical concepts in our model are obligations and paths. They complement events and traces as follows.

While we use events to capture computation steps and data transfers that a thread has performed, we use obligations to capture steps and transfers that have not yet happened, but for which a thread already made a commitment. For the purposes of this article, we require events and obligations to have the same granularity as commands in the considered programming, byte-code, or machine language. That is, each event and obligation reflects the execution of a single command.

While we use traces to capture the order in which computation steps and data transfers have happened, we use paths to capture the order in which commitments have been made.

We require each thread to commit to obligations in the order in which the corresponding commands appear in the program that the thread runs. That is, obligations must be assumed in program order. Under a weak memory model, the order in which a thread performs steps might differ from the order in which the thread has made commitments or, more figuratively, different traces might appear on one path.

The preconditions for assuming obligations and the effects of fulfilling them are not explained here, but in Section IV.

#### A. Obligations, Paths and Advancing Paths

We define the set of obligations \( Ob \) by the grammar:

\[
\text{ob} ::= ?@x \rightarrow r \mid ev \mid fe
\]

where \( ev \in Ev \) and \( fe \in Fe \). The set \( Fe \) of fences may only contain obligations that do not involve updates of variables and registers. We leave \( Fe \) parametric in this section. In Section IV, we define a concrete set \( Fe \) that contains obligations that capture the effects of fence commands and spawn commands.

Intuitively, an obligation \( ?@x \rightarrow r \) models the copying of the value of variable \( x \) into register \( r \). The question mark indicates that the value of \( x \) is not yet known. Once the value \( v \) of \( x \) has been determined, the question mark can be replaced by \( v \), resulting in the obligation \( v@x \rightarrow r \). We re-use our syntax for events to denote the corresponding obligations. That is, \( v@x \rightarrow r \) is the obligation to copy \( v \) from \( x \) to \( r \), \( v@e \triangleleft r \) is the obligation to update \( r \) to \( v \) after an operation on registers, and \( x \leftarrow v@r \) is the obligation to copy \( v \) from \( r \) to \( x \).

Like for events, we distinguish between read obligations, computation obligations, and write obligations. We capture this distinction by three predicates, where \( \text{isRead}(ob) \) holds if \( ob \) has the form \( ?@x \rightarrow r \) or \( v@x \rightarrow r \), \( \text{isComp}(ob) \) holds if \( ob \) has the form \( v@e \triangleleft r \), and \( \text{isWrite}(ob) \) holds if \( ob \) has the form \( x \leftarrow v@r \). Moreover, we define two functions \( \text{sinks}, \text{sources} : ob \rightarrow 2^{\mathbb{I} \cup \mathbb{R}} \) in Table I that, as their names indicate, retrieve the set of all registers and variables appearing as sources and sinks, respectively, in an obligation.

We record the order in which a program assumes obligations by finite lists from the set \( \text{ob} = (\mathbb{I} \times Ob)^* \) and refer to such lists as \textit{paths}. We recursively define the projection of a path \( pa \) to a thread identifier \( i \in \mathbb{I} \) by

\[
\text{pa}[i] = \begin{cases} \text{pa} & \text{if } i = \text{pa} \\ \text{pa}[i] \text{::_:}(i, ob) & \text{if } i = \text{pa}[i] \text{::_:}(i, ob) \\ \text{pa}[j] & \text{if } i = \text{pa}[j] \text{::_:}(j, ob) \\ \text{pa}[i] & \text{if } j \neq i \end{cases}
\]

Note that the projection \( \text{pa}[i] \) reflects the order in which the thread \( i \) has assumed obligations. We lift the functions.
sources and sinks to lists of obligations by sources([ ] ) = [],
sources([ ob ]::obs) = sources ( ob ) ∪ sources ( obs ), sinks([ ] ) = [], and sinks([ ob ]::obs) = sinks ( ob ) ∪ sinks ( obs ).

We use the events v @ x → r, v @ e ∩ r, and x ← v @ r to record the fulfillment of the corresponding obligations. We use events of the form v @ x → r also to record that an obligation of the form ? @ x → r has been fulfilled. An obligation ? @ x → r can only be fulfilled if the value of x is known. We do not record the fulfillment of obligations in Fe as they do not correspond to operations that modify registers or variables.

We use traces to record in which order obligations have been fulfilled by a single thread. To record the order in which obligations have been fulfilled by a multi-threaded program, we use trace vectors in TTr = T → Tr. Note that trace vectors only capture the order between obligations that have been fulfilled by the same thread and not the order between obligations that have been fulfilled by different threads.

We use pairs from the set APa = Pa × TTr to model snapshots during a run of a multi-threaded program and refer to elements in this set as advancing paths. In an advancing path ( pa , tTr ) ∈ APa , the path pa captures the obligations that a program has not yet fulfilled, and the trace vector tTr captures the obligations that have been fulfilled so far.

As a notational convention, we use meta-variables as follows: ob for obligations in Ob , obs for lists of obligations in Ob * , fe for events in Fe , pa for paths in Pa , tTr for trace vectors in TTr , and apa for advancing paths in APa .

B. Weak Memory Models

Lamport defined sequential consistency as the requirement

"[…] the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program." [Lam79]

As elaborated in [AG95], there are two aspects to sequential consistency. Firstly, the operations of each individual processor must take effect in the program order, i.e., the order in which operations appear in a program and, secondly, that operations of all processors must take effect in a single sequential order.

Using our concepts from Section III-A, we make these two aspects precise. Since a thread i ∈ I assumes obligations in the order in which the corresponding commands appear in the program that this thread executes, the order of obligations in the projection pa i , of a path pa obeys the program order. Hence, if each thread i ∈ I fulfills its obligations in the order in which they appear in pa i for a given path pa and if obligations only cause effects when they are fulfilled, then this ensures the first aspect of sequential consistency. The second aspect of sequential consistency requires the existence of a single sequential order in which commands take effect. If there is a total order in which obligations are fulfilled by all threads and if each obligation only causes effects when it is fulfilled, then this ensures the second aspect of sequential consistency.

We capture the relaxations of these two aspects of sequential consistency with predicates. As usual, we distinguish between program-order relaxations, which relax the first aspect of sequential consistency, and write-atomicity relaxations, which relax both aspects of sequential consistency. More concretely, in terms of Section III-A, a program-order relaxation permits that, in certain cases, obligations of a thread i are fulfilled in a different order than specified by pa i , while a write-atomicity relaxation permits that, in certain cases, obligations may have an effect already before they are fulfilled.

We capture each program-order relaxation by a predicate φ that defines conditions under which an obligation in a given path may be fulfilled before an obligation of the same thread that occurs at an earlier position in this path. A predicate φ takes a list of obligations obs and a position k as arguments. We assume that the last obligation in obs is the one that shall be fulfilled out of order. Nevertheless, one can use φ to check whether an obligation at an arbitrary position m in obs may be fulfilled before the obligation at position k < m , by applying φ to the arguments obs [ 0 . . . m ] and k .

In order to fulfill an obligation by thread i out of order, it must be possible to re-order this obligation with all obligations that the thread has assumed before and not yet fulfilled. For a given set Φ of program-order relaxations, we formalize the condition that the last obligation in a non-empty list of obligations obs may be fulfilled by

Φ ( obs ) = ∀ k < ( | obs | − 1 ) . ∃ φ ∈ Φ . φ ( obs , k ) .

Now we are ready to define under which conditions an obligation at position m in a given path pa may be fulfilled next for a given set Φ of program-order relaxations:

\[ \text{next}_φ ( pa , m ) \equiv \exists i \in I . \text{ob} \in \text{Ob} . \]  
\[ \text{pa}[m] = ( i , \text{ob} ) \land \phi(\text{pa}[0 . . . m ], i) \]

Note that the thread identifier i of the thread that assumed the obligation at position m is used to project the path pa to a list of obligations and that only obligations up to position m in pa are used in this projection. Also note that nextφ ( pa i::( i , ob ) , m ) holds trivially if pa i contains no obligations of thread i. That is, a thread is always permitted to fulfill its first obligation in a path.

We capture each write-atomicity relaxation by a predicate ψ that defines conditions under which a write obligation at position k in a given path pa may impact an obligation at a later position m > k . This constitutes a relaxation of sequential consistency if the obligation at position k is not the obligation that is fulfilled next. Again, we assume that the last obligation in pa is the one that shall be influenced. Nevertheless, one can use ψ to check whether an obligation at an arbitrary position m in a path pa may be influenced by the write obligation at position k , by applying ψ to the arguments pa [ 0 . . . m ] and k .

Now we are ready to define how the unknown value in an obligation ? @ x → r in a path may be specialized for a given set Ψ of write-atomicity relaxations. We define a function specializeΨ that returns the set of all events to which one may specialize an obligation ob of thread i that occurs at the end of a path pa ::( i , ob ) in a global state ( r∅ , g , mem ) . We first define
φWR(obs, k) ≡ isWrite(obs[k]) ∧ isRead(last(obs))
∧ sinks(obs[k]) ∩ sources(last(obs)) = ∅
∧ sources(obs[k]) ∩ sinks(last(obs)) = ∅

φWW(obs, k) ≡ isWrite(obs[k]) ∧ isWrite(last(obs))
∧ sinks(obs[k]) ∩ sinks(last(obs)) = ∅
∧ sinks(obs[k]) ∩ sources(last(obs)) = ∅

Figure 1. Program-order relaxations for read and write

ψROwn(pa, k) ≡ ∃i ∈ I: ∃x ∈ X: ∃r, r′ ∈ R: ∃v ∈ V:
last(pa) = (i, ?@x → r)
∧ pa[k] = (i, x → v@r′) ∧ r′ ≠ r
∧ x ∉ sinks(pa[k] + 1 \ldots |pa| - 2)

Figure 2. Program-order relaxations for read-only write early

In Figure 1, we define four predicates φWR, φWW, φRW, and φRR to capture conditions for re-ordering read and write operations. These predicates correspond to the program-order relaxations Write-to-Read, Write-to-Write, Read-to-Write, and Read-to-Read (see, e.g., [AG95]), respectively. Note that each of the four predicates requires that the obligation at the end of the list obs and the obligation at position k are of a particular type (read or write). Moreover, each of the predicates requires that modifications and observations caused by fulfilling these obligations do not interfere with each other. The latter condition ensures that these program-order relaxations do not affect the result of purely sequential computations. Program-order relaxations may only enable additional outcomes of a computation in case of a concurrent computation.

For instance, φWR requires that the obligation at position k in the list obs is a write obligation, and that the last obligation in obs is a read obligation. The condition sinks(obs[k]) ∩ sources(last(obs)) = ∅ prevents a re-ordering if the read obligation depends on a variable that is influenced by the write obligation. Similarly, the condition sources(obs[k]) ∩ sinks(last(obs)) = ∅ prevents a re-ordering if the read obligation modifies a register on which the write obligation depends. Together, these two conditions ensure that a write-to-read re-ordering cannot affect purely sequential computations.

In Figure 2, we define two predicates ψROwn and φROwn that together express the precondition for a read-only-write-early relaxation (see, e.g., [AG95]). The predicate ψROwn captures for a path pa ending with a pair (i, ??@x → r) under which conditions the value of x in the obligation ??@x → r of thread i may be influenced by a write obligation at position k. Namely, the write obligation at position k must be an obligation of the same thread i, the source of this obligation must differ from r, the sink of this write obligation must be the same variable x, and the thread i must not have assumed further write obligations for x after position k. By permitting the earlier write obligation to influence the value of x in the later read obligation without making the update of x visible to other threads, the write becomes a non-atomic operation. The predicate φROwn defines conditions under which a re-ordering of a read obligation and an earlier write obligation is permissible, if these two obligations involve the same variable. Note that φWR does not permit the re-ordering of these obligations because they access the same variable.

In Figure 3, we define the predicate ψROwn early that is parametric in the function early: I → 2I. This predicate expresses a read-only-write-early relaxation, where early(i) specifies the set of threads whose writes a thread i may read early. The condition ψROwn early (pa, k) captures for a path that ends with a pair (i, ??@x → r) that the value of the variable x may be influenced by a write obligation of some thread j ∈ early(i) at position k in pa if this is the most recently assumed write obligation of thread j for x. By permitting the write obligation to influence the read obligation without making the update of x visible to all threads, the write becomes non-atomic.

We are now ready to formalize examples of concrete memory models. In Table II we specify the consistency guarantees provided by the memory models: sequential consistency (brief: SC), IBM370, total store order (brief: TSO), and partial store order (brief: PSO). Our specification of consistency guarantees

ψROwn early (pa, k) ≡ ∃i, j ∈ I: ∃x ∈ X: ∃r, r′ ∈ R: ∃v ∈ V:
last(pa) = (i, ??@x → r)
∧ pa[k] = (j, x → v@r′)
∧ j ∈ early(i)
∧ x ∉ sinks(pa[k + 1 \ldots |pa| - 2])
<table>
<thead>
<tr>
<th>Memory Model</th>
<th>Φ</th>
<th>Ψ</th>
</tr>
</thead>
<tbody>
<tr>
<td>SC</td>
<td>∅</td>
<td>∅</td>
</tr>
<tr>
<td>IBM370</td>
<td>{φWR}</td>
<td>∅</td>
</tr>
<tr>
<td>TSO</td>
<td>{φWR, φROwn}</td>
<td>{ψROwn}</td>
</tr>
<tr>
<td>PSO</td>
<td>{φWR, φROwn, φWW}</td>
<td>{ψROwn}</td>
</tr>
</tbody>
</table>

Table II. Example Memory Models

φCR(obs, k) ≡ isComp(obs[k]) ∧ isRead(last(obs))
\land sinks(obs[k]) \cap sinks(last(obs)) = ∅
\land sources(obs[k]) \cap sinks(last(obs)) = ∅

φCW(obs, k) ≡ isComp(obs[k]) ∧ isWrite(last(obs))
\land sinks(obs[k]) \cap sources(last(obs)) = ∅

Figure 4. Program-order relaxations for computation obligations

for these models is equivalent to the one presented in [AG95]. Each of these memory models already had relevance in processor design PSO, TSO, and IBM370 are supported by SPARC, modern x86 processors, and in the processor IBM370, respectively [AG95], [OSS09].

Remark 1. In our formal definitions of program-order relaxations and of write-atomicity relaxations in Figures 1, 2, and 3, we made some design decisions that resolve ambiguities or computational obligations explicitly. None of the program-order relaxations remain valid if one requires these stronger conditions. Moreover, our formal definition of ψObs in Figure 3 permits a thread i to read a write to a variable x by some thread j ∈ early(i) even if the path contains write obligations for x by the thread i, itself. Again, one might want to rule out this path by strengthening the condition with the additional conjunct x \notin sinks(pa[0...|pa|−2]). Our observations in Section V remain valid if one requires these stronger conditions.

Remark 2. Our model of computation allows one to capture computation obligations exactly. None of the program-order and write-atomicity relaxations presented so far permit a re-ordering of computation obligations with read or write obligations. The role of computation operations in the context of weak memory models has received little attention so far. As examples, we present two speculative program-order relaxations for computation obligations in Figure 4.

IV. A Multi-threaded Language

We introduce a concrete, multi-threaded language. Our example language comprises commands for transferring data between the shared memory and the local memory of a thread, computation commands, conditionals, and loops. Our language also provides a spawn command, which dynamically creates new threads, and a fence command, which can be used in a program to limit the effects of program-order relaxations.

The syntax of our language is defined by the grammar:

c ::= skip, | load, r v | load, r x | store, x r | eq, r r | and, r r | fence, | spawn, c |
if, r then c else c fi | while, r do c od | c; c

where v ∈ V, r ∈ R, x ∈ X, and \( v \in \mathbb{N} \). Note that each command carries a number \( i \in \mathbb{N} \) as subscript. We assume that each subscript appears only once in a given program, such that each subscript uniquely identifies a particular occurrence of a command in the program. For instance, one could use the line number in which a command appears as subscript, given that each line contains at most one command. We use \( C \) to denote the set of all programs in our language.

To simplify our technical exposition in the rest of this article, we only support two commands for performing computations: the equality test “eq, r1 r2 r3” and the conjunction “and, r1 r2 r3”. Adding further commands for computations to our language would cause no fundamental difficulties. In particular, it is straightforward to adapt the results in Sections V and VI to a language with more commands for computations. However, adding further commands to our language, would increase length of calculi, explanations, and proofs. To avoid such an increase and to ensure readability, we refrain from considering a richer language in this article.

The fence command in our language corresponds to a full fence. The execution of a full fence is only possible if all commands that appear before the fence in program order have been executed. Moreover, a full fence prevents commands that appear after the fence in program order to be executed before the fence. Fences can be used to rule out unwanted behavior by limiting the effects of program-order relaxations.

We define the operational semantics in terms of our model of computation from Sections II and III. To this end, we instantiate the set of operations by Op = {const, eq, and} and the set of synchronization obligations by Fe = {{}, /\, c ∈ C}.

The execution of a command is split into two steps: the assumption of an obligation and the fulfillment of this obligation. As explained in Section III-A, we use advancing paths to model snapshots during a program run. Given an advancing path \((pa, tr) \in APA,\) the assumption of an obligation ob by thread \( i \) results in the advancing path \((pa::[(i, ob)], tr)\). If nextEq(pa, m) and pa[m] = (j, obm) hold then the obligation obm may be fulfilled next by thread j. The fulfillment of this obligation obm causes the pair (j, obm) to be removed from pa, the obligation obm to be specialized to an obligation ob by applying specializeq, and the effects of ob to be propagated to the global state. If ob ∈ Ev holds then the fulfillment of ob is, in addition, recorded at the end of the trace \( tr(j) \).

We use triples of the form \((c\bar{s}, (pa, tr), (r\bar{g}, mem))\) to model intermediate stages of a run of a multi-threaded program and refer to such triples as global configurations. A global configuration consists of a vector \( c\bar{s} : N \rightarrow (C \cup \epsilon) \), an advancing path \((pa, tr) \in APA\), and a global state \((r\bar{g}, mem) \in Gst\), where we use the symbol \( \epsilon \) in \( c\bar{s} \) to model that a thread has terminated. We call a global configuration well formed if \( c\bar{s}, tr\), and \( r\bar{g} \) have the same pre-image, i.e., if pre\((c\bar{s}) = pre(tr) = pre(r\bar{g})\) holds. In the remainder of this article, we only consider global configurations that are well formed.

To capture small steps on global configurations under a memory model \((\Phi, \Psi)\), we introduce the judgment

\[ \langle c\bar{s}, (pa, gst) \rangle \rightarrow_{\Phi, \Psi} \langle c\bar{s}′, (apa′, gst′) \rangle \]

The calculus for deriving this judgment is depicted in Figure 5.

The first rule in Figure 5 captures how obligations are assumed. The judgment \( \langle c\bar{s}(i), pa, req \rangle \rightarrow_{i} \langle c\bar{s}′, pa′ \rangle \) in the
third premise captures the processing of the next command in \(\vec{c}_\mathit{next}(i)\). This judgment is explained later in this section. The fourth premise ensures that a thread cannot assume new obligations if a fence obligation of this given thread is pending.

The second rule in Figure 5 captures how threads fulfill obligations other than \(\parallel\) and \(\mathcal{J}\). The first two premises of the rule ensure that the obligation \(ob\) of thread \(i\) at position \(m\) may be fulfilled next. In the fourth premise, \(ob\) is specialized to \(ob'\). Recall from Section III-B, that \(\text{specialize}_\Phi\) returns for an obligation \(\oplus_x\rightarrow r\) the set of all instantiations with a value \(v\) of \(x\) that is possible under the write-atomicity relaxations in \(\Phi\). Otherwise, \(\text{specialize}_\Phi\) returns the singleton set containing the given obligation. The last three premises remove the obligation \(ob\) from the path, append the event \(ob'\) to the trace of thread \(i\), and update the global state according to the effect of \(ob'\).

The third rule captures how a thread fulfills an obligation \(\parallel\), which the thread assumed due to a fence command. A fence command prevents re-orderings across this command, hence, its name. In our operational semantics, this is realized by the combination of the fourth premise of the first rule in Figure 5, the premise \(ob \notin Fe\) of the second rule in Figure 5, and the fact that if \(pa(m) = (i, ||)\) and \(\text{next}_\Phi(pa, m)\) hold, then \(pa\) does not contain an obligations of thread \(i\) before position \(m\).

The last rule in Figure 5 captures how a thread fulfills an obligation \(\mathcal{J}_{\vec{c}_\mathit{next}}\), which the thread assumed due to a spawn command. This rule models the creation of a new thread with a new identifier \(i'\) by enlarging the pre-image of \(\vec{c}_i\), \(\vec{t}_r\), and \(\vec{r}_g\) by \(i'\). Like the obligation \(\parallel\), the obligation \(\mathcal{J}_{\vec{c}_\mathit{next}}\), also cannot be re-ordered with other obligations, for the same reasons.

We formalize how a thread processes a command in terms of the command’s immediate effects on the local memory, i.e., the registers of this thread, and in terms of an obligation that the thread assumes. We use the judgment \(\langle c, pa, reg\rangle \rightarrow_i \langle c', pa'\rangle\) to capture that if thread \(i\) processes the command \(c\)

\[
\text{Figure 5. Small steps on global configurations under } (\Phi, \Psi)
\]

\[
\begin{align*}
 i \in \text{pre}(\vec{c}_i) & \quad \text{gst} = (\vec{r}_g, \text{mem}) \\
 (\vec{c}_i(0), \text{pa}, \vec{r}_g(0)) & \rightarrow_i (\vec{c'}, \text{pa'}) \\
 \forall n \in \{0, \ldots, |\text{pa}| - 1\}, \forall ob \in Fe, \text{pa}[n] \neq (i, ob) & \rightarrow_i \langle c', \text{pa'} \rangle \\
 (\vec{c}_i, (\text{pa}, \vec{t}_r), \text{gst}) & \rightarrow_i (\vec{c}_i' \Rightarrow c', (\text{pa'}, \vec{t}_r'), \text{gst'}) \\
 \text{next}_\Phi(pa, m) & \text{pa}[m] = (i, ob) \quad ob \notin Fe \\
 \text{pa'} = \text{pa} \setminus m & \\
 c'_i = \text{next}_\Phi(pa, m) & \rightarrow_i \langle c', \text{pa'} \rangle \\
 (\vec{c}_i, (\text{pa}, \vec{t}_r), \text{gst}) & \rightarrow_i (\vec{c}_i', \text{gst'}) \\
 \text{next}_\Phi(pa, m) & \text{pa}[m] = (i, ||) \\
 c'_i = \text{next}_\Phi(pa, m) & \rightarrow_i \langle c', \text{pa'} \rangle \\
 \text{gst'} = \text{gst}(i \rightarrow \text{effect}(ob', \text{gst}[i])) \\
 (\vec{c}_i, (\text{pa}, \vec{t}_r), \text{gst}) & \rightarrow_i (\vec{c}_i', (\text{pa'}, \vec{t}_r'), \text{gst'}) \\
 \langle c, \text{mem} \rangle & \Rightarrow_i (\Phi, \Psi) \langle c', \text{mem}' \rangle
\end{align*}
\]
in the context of a path \( pa \), and the current local memory \( \text{reg} \), then, afterwards, the path is \( pa' \) and either a command \( c' \in \mathcal{C} \) remains to be executed or the thread has terminated (indicated by \( c' = \epsilon \)). The calculus for this judgment is depicted in Figure 6. The rules for \( \text{skip} \), conditionals and loops, leave the path unchanged. All other rules add a pair \((i, ob)\) to the path to indicate that thread \( i \) has assumed the obligation \( ob \). The particular obligation differs in the rules. Moreover, the rules for all commands that use values from registers, require that the path \( pa \) does not contain any unfulfilled obligations of thread \( i \) that might influence these registers. The reason for these premises in the rules is that values of registers are inserted into an obligation when the obligation is assumed, and this would be incorrect if updates of these registers are still pending. Otherwise, the rules in Figure 6 are straightforward.

We use the judgment \( \langle c, \text{mem} \rangle \models (\psi, \varphi) \) \( \text{mem}' \) to model a run of program \( c \) starting in an initial memory \( \text{mem} \) terminates with final memory \( \text{mem}' \). The only rule for this judgment is depicted in Figure 7, where we use \( \Rightarrow^{\gamma, \psi} \) to denote the transitive closure of the relation induced by the judgment for small steps on global configurations. The premises of the rule ensure that all registers are initialized with value \( 0 \) and that the run program starts in a well-formed global configuration. That the program, indeed, terminated is captured by the two premises \( pa' = \emptyset \) and \( \forall i \in \text{pre}(\vec{c}'), \vec{c}'(i) = \epsilon \).

V. INFORMATION FLOW SECURITY

The novel model of computation and its instantiation with a concrete language, which we described in Sections II–IV, originated as a side-product of studying the impact of different memory models on information flow security. Two crucial features of our model of computation are its operational flavor and that it can be instantiated with different memory models. These features provide the basis for comparing the effects of different memory models on noninterference.

The main result in this section is Theorem 1. This theorem clarifies the effects of the four memory models from Table II (i.e., PSO, TSO, IBM370, and SC) on noninterference. The formulation of the theorem is crisp, but proving it, was not an easy exercise. We describe the three-step proof technique that we employed as it might be interesting itself.

A. Noninterference under Weak Memory Models

We consider a termination-sensitive definition for a two-level security lattice, where the intuitive requirement is that information must not flow from the level High to Low. We use a function \( \text{lev} : \mathcal{X} \to \{\text{Low}, \text{High}\} \) to associate each variable in a program with one of these security levels. We define two global memories \( \text{mem}, \text{mem}' \in \text{Mem} \) to be Low-equal if \( \text{lev}(x) = \text{Low} \implies \text{mem}(x) = \text{mem}'(x) \) holds for each \( x \in \mathcal{X} \) and denote this fact by \( \text{mem} =_{L} \text{mem}' \).

As usual, we assume the initial values of each variable \( x \in \mathcal{X} \) with \( \text{lev}(x) = \text{High} \) to be secret, and the initial and final values of each \( x' \in \mathcal{X} \) with \( \text{lev}(x') = \text{Low} \) to be public. This means, if \( \text{mem} =_{L} \text{mem}' \) holds then two global memories \( \text{mem}, \text{mem}' \in \text{Mem} \) differ only in secrets.

Definition 2. A program \( c \in \mathcal{C} \) is MM-noninterfering (denoted by \( c \in \mathcal{NI}_{\text{MM}} \)), if the following condition holds:

\[
\forall \text{mem}_0, \text{mem}_1, \text{mem}'_0 \in \text{Mem}.
\text{mem}_0 =_{L} \text{mem}_0' \land (c, \text{mem}_0) \not\models_{\text{MM}} \text{mem}_1
\implies \exists \text{mem}'_1 \in \text{Mem}.
\text{mem}_1 =_{L} \text{mem}'_1 \land (c, \text{mem}_0') \not\models_{\text{MM}} \text{mem}'_1.
\]

Theorem 1. Noninterference under MM does not imply noninterference under \( \text{MM}' \), for each pair of distinct memory models \( \text{MM}, \text{MM}' \in \{\text{SC}, \text{IBM370}, \text{TSO}, \text{PSO}\} \).

In total, Theorem 1 expresses twelve non-implications for noninterference under different memory models, including the two non-implications that were proven by Vaughan and Millstein in [VM12]. Vaughan and Millstein showed that noninterference under SC does not imply noninterference under TSO and that noninterference under TSO does not imply noninterference under SC. Our theorem demonstrates that this observation is not just a peculiarity of one specific memory model, because it can also be made for SC and IBM370 as well as for SC and PSO. Moreover, our theorem also clarifies the relationship between different weak memory models.

B. Proof Sketch

For the proof of Theorem 1, we developed a three-step proof technique that we find interesting in itself. For the rest of this section, let \( \mathcal{M} = \{\text{SC}, \text{IBM370}, \text{TSO}, \text{PSO}\} \).

In the first step, we define three pairs of conditions on memory models, namely \((\gamma_1, \delta_1), (\gamma_2, \delta_2), \) and \((\gamma_3, \delta_3)\) such that the two conditions within each pair are contradictory. That is \((\neg \gamma_1) \lor (\neg \delta_1)\) holds for each \( l \in \{1, 2, 3\} \).

In the second step, we show that the three pairs of conditions can be used to discriminate between any two memory models in \( \mathcal{M} \). We show for all \( \text{MM}, \text{MM}' \in \mathcal{M} \) that there exists \( l \in \{1, 2, 3\} \) such that either \( \gamma_1(\text{MM}) \land \delta_1(\text{MM}') \lor \gamma_1(\text{MM}') \land \delta_1(\text{MM})\) holds. Note that at most one of the two conditions can be true because \( \gamma_1 \) and \( \delta_1 \) are contradictory. Hence, \((\gamma_1, \delta_1)\) discriminates between MM and \( \text{MM}' \).

In the third step, we specify for each index \( l \in \{1, 2, 3\} \) two programs \( c_l^+, c_l^- \in \mathcal{C} \) and show that the following four implications hold for each \( \text{MM} \in \mathcal{M} \):

\[
\gamma_l(\text{MM}) \implies c_l^+ \in \mathcal{NI}_{\text{MM}} \land \delta_l(\text{MM}) \implies c_l^- \notin \mathcal{NI}_{\text{MM}} \quad (1)
\gamma_l(\text{MM}) \implies c_l^- \notin \mathcal{NI}_{\text{MM}} \land \delta_l(\text{MM}) \implies c_l^+ \in \mathcal{NI}_{\text{MM}}
\]

The combination of these three steps allows one to conclude that, for each pair of two distinct memory models \((\text{MM}, \text{MM}') \in \mathcal{M} \times \mathcal{M} \), there exists a program \( c \in \mathcal{C} \) such that \( c \in \mathcal{NI}_{\text{MM}} \) holds and \( c \in \mathcal{NI}_{\text{MM}'} \) does not hold. This proposition is equivalent to the one in Theorem 1.

When applying this proof technique, still some creativity is needed to determine suitable pairs of discriminating conditions \((\gamma_l, \delta_l)\) and to determine, for each of these pairs of conditions, a suitable pair of programs \( c_l^+, c_l^- \).

In the remainder of this section, we elaborate the three steps in more detail. In particular, we provide formal definitions of the three pairs of conditions, show that they discriminate the memory models in \( \mathcal{M} \), and present, for each pair of conditions, two programs that fulfill the implications in (1).
\[\delta_1(\Phi, \Psi) \equiv \forall pa \in Pa. \forall i \in I. \forall ob \in Ob. \forall m < (|pa| - 1).\]
\[(\text{next}_\Phi(pa, m) \land pa[m] = (i, ob)) \Rightarrow \]
\[\left\{\begin{array}{l}
\forall j \in I. \forall ob' \in Ob. \forall k < m.
\quad pa[k] = (j, ob') \\
\quad (\text{isRead}(ob) \land j = i) \\
\quad \Rightarrow \\
\quad (\text{isWrite}(ob'))
\end{array}\right\}
\]
\[\delta_2(\Phi, \Psi) \equiv \forall pa \in Pa. \forall i \in I. \forall ob \in Ob. \forall m < (|pa| - 1).\]
\[(\text{next}_\Phi(pa, m) \land pa[m] = (i, ob)) \Rightarrow \]
\[\left\{\begin{array}{l}
\forall j \in I. \forall ob' \in Ob. \forall k < m.
\quad pa[k] = (j, ob') \\
\quad (ob \in Fc \land j = i) \\
\quad \Rightarrow \\
\quad \text{isWrite}(ob')
\end{array}\right\}
\]
\[\delta_3(\Phi, \Psi) \equiv \forall pa \in Pa. \forall i \in I. \forall ob \in Ob. \forall m < (|pa| - 1).\]
\[(\text{next}_\Phi(pa, m) \land pa[m] = (i, ob)) \Rightarrow \]
\[\left\{\begin{array}{l}
\forall j \in I. \forall ob' \in Ob. \forall k < m.
\quad pa[k] = (j, ob') \\
\quad (\text{isRead}(ob) \land j = i) \\
\quad \Rightarrow \\
\quad \text{isWrite}(ob')
\end{array}\right\}
\]

**Figure 8. Definitions of \(\delta_1, \delta_2, \) and \(\delta_3\)**

We define the conditions \(\gamma_1, \gamma_2, \) and \(\gamma_3:\)

\[\gamma_1(\Phi, \Psi) \equiv \phi_{WR} \in \Phi\]
\[\gamma_2(\Phi, \Psi) \equiv \phi_{WR} \in \Phi \land \phi_{OR_{\text{own}}} \in \Phi\]
\[\gamma_3(\Phi, \Psi) \equiv \phi_{OW} \in \Phi\]

We define the conditions \(\delta_1, \delta_2, \) and \(\delta_3\) in Figure 8. With our definitions of \((\gamma_1, \delta_1), (\gamma_2, \delta_2), (\gamma_3, \delta_3),\) the disjunction \((\neg \gamma_1) \lor (\neg \delta_1)\) holds for each \(l \in \{1, 2, 3\}.\) That is, the two conditions within each pair are contradictory.

Here, we show this for \(l = 1\) only, the other two cases are similar: We assume that both \(\gamma_1(\Phi, \Psi)\) and \(\delta_1(\Phi, \Psi)\) hold, and derive a contradiction. We consider the path \(pa = ([0, x \leftarrow 0 \leftarrow 0]; [0, 0 \leftarrow 0 \leftarrow 0]; [0, 0 \leftarrow 0 \leftarrow 0].)\) For this path, \(\phi_{WR}(pa, 1)\) holds, because \(\text{isWrite}(x \leftarrow 0 \leftarrow 0) = \text{isRead}(0 \leftarrow 0 \leftarrow 0)\).

Table III shows which of our conditions \(\gamma_1, \gamma_2, \gamma_3, \delta_1, \delta_2,\) and \(\delta_3\) are satisfied by which of the memory models in \(\mathcal{MM}.\)

The argument for each entry in this table is straightforward. For \(\gamma_1, \gamma_2,\) and \(\gamma_3\) the entries are an immediate consequence of the definitions of the conditions and of Table II.

From Table III, one can see that for all \(\mathcal{MM}, \mathcal{MM}' \in \mathcal{MM}\) with \(\mathcal{MM} \neq \mathcal{MM}'\), there is a \(l \in \{1, 2, 3\}\) such that either \(\gamma_l(\mathcal{MM}) \land \delta_l(\mathcal{MM})\) or \(\gamma_l(\mathcal{MM}) \land \delta_l(\mathcal{MM})\) holds. This means that our choice of \((\gamma_1, \delta_1), (\gamma_2, \delta_2),\) and \((\gamma_3, \delta_3)\) is suitable for discriminating the memory models in \(\mathcal{MM}.\)

The following three lemmas refer to the programs \(c_1^+, c_1^-, c_2^+, c_2^-, c_3^+, c_3^-\) in Figures 9, 10, and 11.

**Lemma 1.** For the domain assignment \(lev(h) = \text{High}\) and \(lev(x) = \text{Low}\) for all \(x \in X \setminus \{h\},\) the following four propositions hold for each \(MM \in \mathcal{MM}:\)

\[\gamma_1(\mathcal{MM}) \Rightarrow c_1^+ \in NI_{\mathcal{MM}} \quad \delta_1(\mathcal{MM}) \Rightarrow c_1^- \notin NI_{\mathcal{MM}}\]

**Lemma 2.** For the domain assignment \(lev(h) = \text{High}\) and \(lev(x) = \text{Low}\) for all \(x \in X \setminus \{h\},\) the following four propositions hold for each \(MM \in \mathcal{MM}:\)

\[\gamma_2(\mathcal{MM}) \Rightarrow c_2^+ \in NI_{\mathcal{MM}} \quad \delta_2(\mathcal{MM}) \Rightarrow c_2^- \notin NI_{\mathcal{MM}}\]

**Lemma 3.** For the domain assignment \(lev(h) = \text{High}\) and \(lev(x) = \text{Low}\) for all \(x \in X \setminus \{h\},\) the following four propositions hold for each \(MM \in \mathcal{MM}:\)

\[\gamma_3(\mathcal{MM}) \Rightarrow c_3^+ \in NI_{\mathcal{MM}} \quad \delta_3(\mathcal{MM}) \Rightarrow c_3^- \notin NI_{\mathcal{MM}}\]
\[ c^+_2 := \]
\[ \text{store}_1 x 1; \text{store}_2 y 1; \text{store}_3 z 0; \text{store}_4 l 0; \]
\[ \text{spawn}_4( \]
\[ \text{store}_6 x 0; \text{fence}_7; \text{load}_8 r_2 y; \text{load}_9 r_3 z; \]
\[ \text{and}_10 r_4 r_2 r_3; \text{load}_11 r_5 h; \]
\[ \text{if}_12 r_4 \]
\[ \text{then} \text{if}_13 r_5 \text{then} \text{store}_14 l 5 \text{else} \text{skip}_15 \text{fi} \]
\[ \text{else} \text{if}_16 r_5 \text{then} \text{skip}_17 \text{else} \text{store}_18 l 5 \text{fi}; \]
\[ \text{store}_19 y 0; \text{load}_20 r_2 y; \]
\[ \text{load}_21 r_1 x; \text{store}_22 z r_1; \text{store}_23 z 0 \]

Figure 10. Programs for Lemma 2

\[ c^-_2 := \]
\[ \text{store}_1 x 1; \text{store}_2 y 1; \text{store}_3 z 0; \]
\[ \text{spawn}_4( \]
\[ \text{store}_3 x 0; \text{fence}_6; \]
\[ \text{load}_7 r_2 y; \text{load}_8 r_3 z; \text{and}_9 r_1 r_2 r_3 \]
\[ \text{if}_10 r_4 \text{then} \text{load}_11 r_5 h; \text{store}_12 l 1 r_5 \text{else} \text{skip}_13 \text{fi}; \]
\[ \text{store}_14 y 0; \text{load}_15 r_3 y; \text{load}_16 r_1 x; \text{store}_17 x r_1 \]

Figure 11. Programs for Lemma 3

This concludes our proof sketch, the theorem follows from the lemmas, as explained in the outline of our proof technique at the beginning of this subsection. A more detailed proof of Theorem 1 can be found in the appendix.

VI. A SOUND ANALYSIS FOR WEAK MEMORY MODELS

In this section we propose a transforming type system. The type system inserts fences to ensure security under the four memory models SC, IBM370, TSO and PSO. The transformation does not enforce sequentially consistent behavior of the transformed program. Hence, the transformed program can still benefit from relaxed consistency guarantees to gain performance.

For the analysis we extend the domain assignment to registers. The extended domain assignment is a function \(\text{lev} : (X \cup R) \rightarrow \{\text{High}, \text{Low}\}\).

The security type system is defined in Figure 12. The judgments derived using the type system have the form \(pt \vdash_{\text{lev}} c \circ (pt', c')\) where \(\text{lev} : (X \cup R) \rightarrow \{\text{Low}, \text{High}\}\).

The rules [IL], [IX], [OP] and [ST] prevent direct and indirect information leaks by checking that the security domains of the sources of the command and the program counter are lower than the security domain of the targets of the update. The rule [IH] prevents indirect leaks by checking that each of the branches of the If command is type-able with a High program counter. The rule [WH] prevents that termination behavior depends on information from the security domain High by requiring that the condition is from the security domain Low. The rules [LC], [LX] and [SQ] propagate the analysis into the branches of If commands and into the components of a sequential composition, respectively.

We use the path-types \(pt\) and \(pt'\) to track the lower bound of the security levels for which obligations might not be fulfilled yet. Except for the rule [IT] and [FN] all rules might lower the path-type, but not raise it. The rule [FN] raises the path-type, because a fence ensures that the path is empty before assuming the next obligation. The rule [IT] inserts a fence before the if and raises the path-type. This ensures that the path does not contain any updates of Low variables or registers when entering a branching that depends on a High register.

The transformation results in a program that is noninterfering under the memory models SC, IBM370, TSO and PSO as the following Theorem shows.

**Theorem 2.** If \(pc, \text{High} \vdash_{\text{lev}} c \circ (pt, c')\) is derivable for some \(pc, pt \in \{\text{Low, High}\}\), then \(c' \in NI_{MM}\) for all \(MM \in \{\text{SC, IBM370, TSO, PSO}\}\).

Due to space restrictions, we refrain from presenting proofs in this submission. The proofs for Theorems 2, 3, and 4 can be found in the appendix.

The sound transformation does not come at the price of establishing sequential consistency as the following theorem shows.

**Theorem 3.** The fact that \(pc, \text{High} \vdash_{\text{lev}} c \circ (pt, c')\) for some \(pc, pt \in \{\text{Low, High}\}\) is derivable does not imply that \(\langle c', \text{mem} \rangle \uparrow_{MM} \text{mem}' \iff \langle c', \text{mem} \rangle \uparrow_{SC} \text{mem}'\) for all \(MM \in \{\text{IBM370, TSO, PSO}\}\) holds.

We briefly sketch the arguments with the programs and the domain assignment from Figure 13. The judgment \(\text{Low, High} \vdash_{\text{lev}} c \circ (\text{Low, c'})\) is derivable with the rules [SQ], [LX], [LC], [SP], [ST], [OP], [IT], [FN], and [SK].

For the program \(c'\) final memories are reachable under PSO that are not reachable under SC. Running \(c'\) under SC with an initial memory \(\text{mem}\) where \(\text{mem}(x) = 1\) and \(\text{mem}(y) = 0\) can never result in a final memory \(\text{mem}'\) with \(\text{mem}'(l_2) = 1\). To reach such a final memory, the
obligations of \( \text{load}_0 \) \( r_5 \) \( y \) and \( \text{load}_7 \) \( r_6 \) \( x \) must both update their target registers to a non-zero value such that the obligation of \( \text{and}_3 \) \( r_8 \) \( r_5 \) \( r_6 \) updates \( r_5 \) to 1 and the obligation of \( \text{store}_{13} \) \( l_2 \) \( r_6 \) updates \( l_2 \) to 1. Since the initial value of \( y \) is 0, the variable \( y \) must be updated before fulfilling the obligation of \( \text{load}_0 \) \( r_5 \) \( y \). The only obligation that updates \( y \) is the obligation of \( \text{store}_{13} \) \( l_2 \) \( y \). Since SC does not permit any reordering, this implies that \( \text{store}_{12} \) \( x \) \( r_2 \) must also be fulfilled before the obligation of \( \text{load}_0 \) \( r_5 \) \( y \) and, consequently, also before the obligation of \( \text{load}_7 \) \( r_6 \) \( x \). This means that the obligation of \( \text{load}_7 \) \( r_6 \) \( x \) will update its register to 0 in this case and, consequently, the final value of \( l_2 \) is 0. However, the program-order relaxation write-to-write of PSO allows fulfilling the obligation of \( \text{store}_{13} \) \( l_2 \) \( y \) before the obligation \( \text{store}_{12} \) \( x \) \( r_2 \). Consequently, it is possible that the obligation of \( \text{load}_0 \) \( r_5 \) \( y \) and \( \text{load}_7 \) \( r_6 \) \( x \) both update their target register to 1. Thus a final memory \( \text{mem}' \) with \( \text{mem}'(l_2) = 1 \) is reachable. This shows that the transformed program does not have sequentially consistent behavior.

The proposed transformation is idempotent. This means that the type system can also be used for checking a program after its transformation. The following theorem shows that the transformation is idempotent.

**Theorem 4.** If \( pc, \text{High} \vdash_{lev} c \circ (pt, c') \) is derivable for some \( pc, pt \in \{\text{Low}, \text{High}\} \), then \( pc, \text{High} \vdash_{lev} c \circ (pt, c') \) is also derivable.

The analysis shows that it is possible to enforce noninterference without establishing sequential consistency. In addition, it shows that a program can be made secure under multiple memory models and therefore is a step towards security guarantees that are portable between memory models. At the same time the relaxed consistency guarantees can still lead to performance gains.

\[
\begin{align*}
\text{Vis}(r) & = \text{Low} \quad \text{if} \quad \text{if then } c_1 \text{ else } c_2 \quad \text{if} \quad (\text{High}, c'_1) \quad (\text{High}, c'_2) \\
& = \text{High} \quad \text{if} \quad \text{if then } c_1 \text{ else } c_2 \quad \text{if} \quad \text{High}, (\text{High}, c'_1) \quad (\text{High}, c'_2) \\
& = \text{Low} \quad \text{if} \quad \text{if then } c_1 \text{ else } c_2 \quad \text{if} \quad \text{High}, (\text{High}, c'_1) \quad (\text{High}, c'_2) \\
& = \text{Low} \quad \text{if} \quad \text{if then } c_1 \text{ else } c_2 \quad \text{if} \quad \text{High}, (\text{High}, c'_1) \quad (\text{High}, c'_2)
\end{align*}
\]

\[
\begin{align*}
\text{Vis}(r) & = \text{Low} \quad \text{if} \quad \text{if then } c_1 \text{ else } c_2 \quad \text{if} \quad \text{High}, (\text{High}, c'_1) \quad (\text{High}, c'_2) \\
& = \text{Low} \quad \text{if} \quad \text{if then } c_1 \text{ else } c_2 \quad \text{if} \quad \text{High}, (\text{High}, c'_1) \quad (\text{High}, c'_2) \\
& = \text{Low} \quad \text{if} \quad \text{if then } c_1 \text{ else } c_2 \quad \text{if} \quad \text{High}, (\text{High}, c'_1) \quad (\text{High}, c'_2)
\end{align*}
\]

VII. RELATED WORK

Information flow analysis for concurrent programs was pioneered by Reitman and Andrews [RA79]. To present information flow analysis in the form of type systems together with a soundness proof against a declarative noninterference-like condition has become popular since the seminal work by Volpano, Smith, and Irvine [VSI96]. Volpano and Smith also proposed security type systems for concurrent programs together with soundness proofs [VS98], [VS99]. Many further information flow analysis for concurrent programs have been proposed since, e.g., [SS00], [SM01], [BC02], [RS06], [MS11]. However, the only publication that considers weak memory models so far is [VM12]. Vaughan and Millstein investigated noninterference for a weak memory model, namely TSO, for the first time and showed that noninterference under SC does not imply noninterference under TSO and vice versa.
They proposed a security type system for TSO and showed how to make this security type system more precise by adding a flow-sensitive tracking of a security type for the write buffer. Our work generalizes the result that SC and TSO cannot be ordered by implication with respect to noninterference to the memory models SC, IBM370, TSO and PSO. Like Vaughan and Millstein, we exploit the benefits of a flow-sensitive tracking of a security type for the path. In contrast to their intention of tracking the security type of the write buffer to achieve a higher precision, we use the tracking of the security type of the path to establish portable security results, i.e. security results that are sound under SC, IBM370, TSO and PSO at the same time.

The body of related work on memory consistency outside security is rich. Leslie Lamport defines in [Lam79] sequential consistency as a consistency criterion for computations on multi-processor systems. While sequential consistency is very intuitive, it reduces the possibilities for effective use of hardware and compiler optimizations. To overcome this memory models with relaxed consistency guarantees were developed. Adve and Gharachorloo give in [AG95], [AG96] an overview of different memory models with relaxed security guarantees and categorize the based on three program-order relaxations, namely write-to-read, write-to-write and write-to-read/write, a write-atomicity relaxation, namely read-others-write early, and a relaxations of both aspects, namely read-own-write early. Their systematic approach inspired our modular execution framework with the program-order relaxations and write-atomicity relaxations.

To understand and investigate the impact of different memory models generic frameworks have been proposed that can be instantiated for different memory models. These frameworks are defined either axiomatically, e.g. [AMSS10], [Alg10], [Alg12] or operationally, e.g. [BPS12]. For our purposes an operational model is very suitable. The operational semantics from [BPS12] for a λ-calculus with concurrency builds on the same intuition from [AG95], [AG96] of program-order and write-atomicity relaxations like our model. They introduce a temporary store that is similar to our path to collect interactions with the memory that are not fulfilled yet. To determine which interaction with the memory may be fulfilled next, they have a commutability predicate and to determine from which other threads a thread may read they have a write grain. The intention behind these concepts is similar to the intention behind our predicate next and the function early. In contrast to our modular approach that provides predicates that can be combined to build up a concrete memory model, the commutability predicate must be instantiated with relations that capture permitted relaxations. Furthermore, their framework supports only references as a form of state. They recognize that for reasoning about low-level models registers should be distinguished from memory locations and mention that this can be emulated by special references that are treated differently. Nevertheless, these references might be accessed from different threads running on different processors. In our model, we introduced a clear distinction between variable that can be accessed by every thread and registers that can only be accessed by one thread. This clear distinction allows us to investigate the differences between local and shared memory more clearly.

Program transformations that establish information flow security have been proposed before, e.g., in [Aga00], [SS00], [Siv06], [KM07]. Many of such transformations aim at the elimination of internal timing leaks in concurrent programs. To the best of our knowledge, fence insertion techniques have not been applied in the area of information flow security so far. More generally, fence insertion has been studied in depth, e.g., in [SS88], [FLM03], [BAM07], [LW11], [KYY12], [LW13]. Many fence insertion techniques aim at establishing sequential consistency. In our transformation, we avoid to establish sequential consistency. The key motivation for relaxing sequential consistency is to gain performance. This gain is lost, if one establishes sequential consistency, despite the weak memory model, by adding fences. To minimize the insertion of fence commands, we guide our transformation by the rules of our security type system.

VIII. Conclusion

The aim of our research was to better clarify the impact of weak memory models on information flow security. In this article, we showed that one cannot rely on the preservation of noninterference if one gives up sequential consistency. This was already known for the case where one migrates to TSO [VM12], but it was not clear for PSO and IBM370 before. In addition, we showed that one also cannot rely on the preservation of noninterference when one migrates between weak memory models. While it might not be surprising that this can happen if one moves from one weak memory model to another, we found it surprising that noninterference is not preserved no matter which two memory models one considers and no matter in which direction one migrates.

In this article, we studied information flow security under four memory models. There are further relaxations of sequential consistency, whose impact on noninterference is not yet clear. It would very desirable to impose a taxonomy on memory models with respect to noninterference. All attempts to order these models by the preservation of noninterference so far, have not brought us closer to such a taxonomy.

The transforming type system that we presented is, to our knowledge, the first solution for soundly establishing noninterference under multiple weak memory models. At this point, we just employ a simple fence-insertion technique. To eliminate further insecurities, it would be desirable to integrate more sophisticated program modifications, however, without endangering sound enforcement of noninterference.

Acknowledgments.

We thank Barbara Sprick for valuable comments. This work was funded by the DFG under the project RSCP (MA 3326/4-2) in the priority program RS³ (SPP 1496).

References


This appendix provides proofs for the main body of this report. We refer to the main body as “the article”. We will recall the lemmas and theorems from the article with possibly different numbering scheme. To avoid confusions we will connect the new numbering scheme from the appendix to the numbering scheme of the article when we recall a lemma or theorem.

A. Proofs for Definitions of $\gamma_l$ and $\delta_l$

In this section we prove properties of the four memory models $\mathcal{M} = \{\text{SC}, \text{IBM370}, \text{TSO}, \text{PSO}\}$ including the conditions $\gamma_l$ and $\delta_l$ that are defined in Section V of the article.

For easier reference we recall the definitions of $\delta_l$ and $\gamma_l$ for all $l \in \{1, 2, 3\}$:

<table>
<thead>
<tr>
<th>Definition of $\delta_l$</th>
<th>Definition of $\gamma_l$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\delta_1(\Phi, \Psi) \equiv \forall pa \in Pa.\forall i \in I.\forall ob \in Ob.\forall m &lt; (</td>
<td>pa</td>
</tr>
<tr>
<td>$\Rightarrow \quad \forall j \in I.\forall ob' \in Ob.\forall k &lt; m. pa[k] = (j, ob')$</td>
<td>$\Rightarrow \quad \forall x \in X.\forall y \in Y.\forall r \in R. (ob \equiv ?x \rightarrow r \land j = i)$</td>
</tr>
<tr>
<td>$\Rightarrow \quad \forall x \in X.\forall y \in Y.\forall r \in R. (ob \equiv ?x \rightarrow r \land j = i)$</td>
<td>$\Rightarrow \quad \forall x \in X.\forall y \in Y.\forall r \in R. (ob \equiv ?x \rightarrow r \land j = i)$</td>
</tr>
<tr>
<td>$\Rightarrow \quad \forall x \in X.\forall y \in Y.\forall r \in R. (ob \equiv ?x \rightarrow r \land j = i)$</td>
<td>$\Rightarrow \quad \forall x \in X.\forall y \in Y.\forall r \in R. (ob \equiv ?x \rightarrow r \land j = i)$</td>
</tr>
<tr>
<td>$\Rightarrow \quad \forall x \in X.\forall y \in Y.\forall r \in R. (ob \equiv ?x \rightarrow r \land j = i)$</td>
<td>$\Rightarrow \quad \forall x \in X.\forall y \in Y.\forall r \in R. (ob \equiv ?x \rightarrow r \land j = i)$</td>
</tr>
</tbody>
</table>

**Lemma 1.** The two predicates $\gamma_1$ and $\delta_1$ are contradictory, i.e. $(\neg \gamma_1(\Phi, \Psi)) \lor (\neg \delta_1(\Phi, \Psi))$ holds.

**Proof:** We assume that both $\gamma_1(\Phi, \Psi)$ and $\delta_1(\Phi, \Psi)$ hold, and derive a contradiction. We consider the path $pa = [(0, x \rightarrow \phi_{\text{WR}}(pa, 1))$. For this path, $\phi_{\text{WR}}(pa, 1)$ holds, because $\text{isWrite}(x \rightarrow \phi_{\text{WR}}(pa, 1))$, $\text{isRead}(0 \rightarrow \phi_{\text{WR}}(pa, 1))$, $\text{sources}(x \rightarrow \phi_{\text{WR}}(pa, 1)) \cap \text{sinks}(x \rightarrow \phi_{\text{WR}}(pa, 1)) \cap \text{sinks}(0 \rightarrow \phi_{\text{WR}}(pa, 1)) \cap \text{sinks}(0 \rightarrow \phi_{\text{WR}}(pa, 1)) = \emptyset$ hold (see Figure 1 in the article). From our assumption $\gamma_1(\Phi, \Psi)$, we obtain $\phi_{\text{WR}} \in \Phi$. Together, this implies that $\text{next}_A(pa, 1)$ holds. From $\text{next}_A(pa, 1), pa[1] = (0, 0 \rightarrow \phi_{\text{WR}}(pa, 1))$, $\phi_{\text{WR}}(pa, 1)$ holds. From $\text{next}_A(pa, 1), pa[1] = (0, 0 \rightarrow \phi_{\text{WR}}(pa, 1))$, $\phi_{\text{WR}}(pa, 1)$ does not hold. This is a contradiction, as $x \rightarrow \phi_{\text{WR}}(pa, 1)$ is a write obligation.

**Lemma 2.** The two predicates $\gamma_2$ and $\delta_2$ are contradictory, i.e. $(\neg \gamma_2(\Phi, \Psi)) \lor (\neg \delta_2(\Phi, \Psi))$ holds.
Proof: We assume that both \( \gamma_2(\Phi, \Psi) \) and \( \delta_2(\Phi, \Psi) \) hold, and derive a contradiction. We consider the path \( pa = [(0, x \leftarrow 0@r_1); [\ldots]; (0, ?@x \leftarrow r)] \). For this path, \( \phi_{next}(pa, 1) \) holds, because \( isWrite(x \leftarrow 0@r_1), isRead(?@x \leftarrow r) \), \( r_1 \neq r_2 \) hold and both obligations access the same variable \( x \) (see Figure 2 in the article). From our assumption \( \gamma_2(\Phi, \Psi) \), we obtain \( \phi_{next}(\Phi, \Psi) \). Together, this implies that \( next_\Phi(pa, 1) \) holds. From \( next_\Phi(pa, 1), pa[1] = (0, 0@r_1) \), \( pa[0] = (0, x \leftarrow 0@r_1) \), \( isRead(0@y \leftarrow r_2) \) and our assumption \( \delta_2(\Phi, \Psi) \), we can conclude that \( (x \leftarrow 0@r_1) \neq (x \leftarrow v@r) \) holds for all \( v \in \mathcal{V} \) and \( r \in \mathcal{R} \). This is a contradiction, as \( 0 \in \mathcal{V} \) and \( r_1 \in \mathcal{R} \).

**Lemma 3.** The two predicates \( \gamma_3 \) and \( \delta_3 \) are contradictory, i.e. \( (\neg \gamma_2(\Phi, \Psi)) \land (\neg \delta_2(\Phi, \Psi)) \).

Proof: We assume that both \( \gamma_3(\Phi, \Psi) \) and \( \delta_3(\Phi, \Psi) \) hold, and derive a contradiction. We consider the path \( pa = [(0, x \leftarrow 0@r_1); [\ldots]; (0, ?@x \leftarrow r)] \). For this path, \( \phi_{next}(pa, 1) \) holds, because \( isWrite(x \leftarrow 0@r_1), isRead(?@x \leftarrow r) \) and \( sinks(x \leftarrow 0@r_1) \cap sinks(y \leftarrow 0@r_2) = \emptyset \) hold (see Figure 1 in the article). From our assumption \( \gamma_3(\Phi, \Psi) \), we obtain \( \phi_{next}(\Phi, \Psi) \). Together, this implies that \( next_\Phi(pa, 1) \) holds. From \( next_\Phi(pa, 1), pa[1] = (0, y \leftarrow 0@r_2) \), \( pa[0] = (0, x \leftarrow 0@r_1) \), \( isWrite(y \leftarrow 0@r_2) \) and our assumption \( \delta_3(\Phi, \Psi) \), we can conclude that \( isWrite(x \leftarrow 0@r_1) \) does not hold. This is a contradiction, as \( x \leftarrow 0@r_1 \) is a write obligation.

**Lemma 4.** The memory model \( SC \) satisfies \( \delta_1(SC) \), \( \delta_2(SC) \) and \( \delta_3(SC) \).

Proof: From Table II in the article we get \( \Phi = \emptyset \). From \( \Phi = \emptyset \) we obtain by Figures 1 and 2 in the article and the definition of \( next_\phi \) that \( next_\phi(pa, k) \) for \( pa[k] = (i, ob) \) can only evaluate to true, if \( i \neq j \) holds for \( pa[m] = (j, ob') \). From this we conclude that

- \( next_\phi(pa, k) \land isRead(ob) \land j = i \implies \neg isWrite(ob') \) holds for \( pa[k] = (i, ob) \) and \( pa[m] = (j, ob') \) for all \( m < k \), and
- \( next_\phi(pa, k) \land ob \in Fe \land j = i \implies \neg isWrite(ob') \) holds for \( pa[k] = (i, ob) \) and \( pa[m] = (j, ob') \) for all \( m < k \), and
- \( next_\phi(pa, k) \land pa[k] = (i, ?@x \leftarrow r) \implies pa[m] \neq (i, x \leftarrow v@r') \) holds for all \( x \in \mathcal{X}, v \in \mathcal{V}, r, r' \in \mathcal{R} \) and \( m < k \), and
- \( next_\phi(pa, k) \land isWrite(ob) \land j = i \implies \neg isRead(ob') \) holds for \( pa[k] = (j, ob) \) and \( pa[m] = (j, ob') \) for all \( m < k \).

Hence, \( \delta_1(SC) \), \( \delta_2(SC) \) and \( \delta_3(SC) \) holds.

**Lemma 5.** The memory model \( IBM370 \) satisfies \( \gamma_1(IBM370) \), \( \delta_2(IBM370) \) and \( \delta_3(IBM370) \).

Proof: From Table II in the article follows directly that \( \phi_{WR} \in \Phi \) holds for IBM370.

From Table II in the article we get \( \Phi = \{ \phi_{WR} \} \). From \( \Phi = \{ \phi_{WR} \} \) we obtain by Figures 1 and 2 in the article and the definition of \( next_\phi \) that \( next_\phi(pa, k) \) can only evaluate to true, if one of two conditions holds for each position \( m \) with \( m < k \): Either \( pa[k] = (i, ob) \) and \( pa[m] = (j, ob') \) with \( i \neq j \) holds, or \( pa[k] = (i, ob) \) and \( pa[m] = (j, ob') \) with \( isRead(ob) \), \( isWrite(ob') \) and \( sources(ob) \cap sinks(ob') = \emptyset \) and \( sinks(ob) \cap sources(ob') = \emptyset \) holds. From this we conclude that

- \( next_\phi(pa, k) \land ob \in Fe \land j = i \implies \neg isWrite(ob') \) holds for \( pa[k] = (i, ob) \) and \( pa[m] = (j, ob') \) for all \( m < k \), and
- \( next_\phi(pa, k) \land pa[k] = (i, ?@x \leftarrow r) \implies pa[m] \neq (i, x \leftarrow v@r') \) holds for all \( x \in \mathcal{X}, v \in \mathcal{V}, r, r' \in \mathcal{R} \) and \( m < k \), and
- \( next_\phi(pa, k) \land isWrite(ob) \land j = i \implies \neg isRead(ob') \) holds for \( pa[k] = (j, ob) \) and \( pa[m] = (j, ob') \) for all \( m < k \).

Hence, \( \delta_2(IBM370) \) and \( \delta_3(IBM370) \) holds.

**Lemma 6.** The memory model \( TSO \) satisfies \( \gamma_1(TSO) \), \( \gamma_2(TSO) \) and \( \delta_3(TSO) \).

Proof: From Table II in the article follows directly that \( \phi_{WR} \in \Phi \) and \( \phi_{ROwn} \in \Phi \) hold for TSO. Hence, \( \gamma_1(TSO) \) and \( \gamma_2(TSO) \).

From Table II in the article we get \( \Phi = \{ \phi_{WR}, \phi_{ROwn} \} \). From \( \Phi = \{ \phi_{WR}, \phi_{ROwn} \} \) we obtain by Figures 1 and 2 in the article and the definition of \( next_\phi \) that \( next_\phi(pa, k) \) can only evaluate to true, if one of two conditions holds for each position \( m \) with \( m < k \): Either \( pa[k] = (i, ob) \) and \( pa[m] = (j, ob') \) with \( i \neq j \) holds, or \( pa[k] = (i, ob) \) and \( pa[m] = (j, ob') \) with \( isRead(ob) \) and \( isWrite(ob') \) holds. From this we conclude that

- \( next_\phi(pa, k) \land isWrite(ob) \land j = i \implies \neg isWrite(ob') \) holds for \( pa[k] = (j, ob) \) and \( pa[m] = (j, ob') \) for all \( m < k \), and
Lemma 7. The memory model PSO satisfies $\gamma_1(PSO)$, $\gamma_2(PSO)$ and $\gamma_3(PSO)$.

Proof: From Table II in the article follows directly that $\phi_{WR} \in \Phi$, $\phi_{ROwn} \in \Phi$ and $\phi_{WW} \in \Phi$ hold for PSO. Hence, $\gamma_1(PSO)$, $\gamma_2(PSO)$ and $\gamma_3(PSO)$ hold.

Corollary 1. The properties discriminate the memory models SC, IBM370, TSO and PSO, i.e. the following three propositions hold:

1. $\delta_1(SC)$ and $\neg\gamma_1(SC)$ while $\neg\delta_1(MM)$ and $\gamma_1(MM)$ for all $MM \in \{IBM370, TSO, PSO\}$,
2. $\delta_2(MM)$ and $\neg\gamma_2(MM)$ for $MM \in \{SC, IBM370\}$ while $\neg\delta_2(MM)$ and $\gamma_2(MM)$ for all $MM \in \{TSO, PSO\}$,
3. $\delta_3(MM)$ and $\neg\gamma_3(MM)$ for $MM \in \{SC, IBM370, TSO\}$ while $\neg\delta_3(PSO)$ and $\gamma_3(PSO)$.

Proof: This follows immediately from Lemmas 4, 5, 6 and 7 that show which memory model satisfies which condition and Lemma 1, 2 and 3 that show that $\gamma_i$ and $\delta_i$ for each $i \in \{1, 2, 3\}$ are contradictory.

Lemma 8. For each $MM \in MM$ the following proposition holds:

$\text{next}_4(pa, k) \land isRead(ob) \land j = i \implies \neg isRead(ob')$ holds for $pa[k] = (j, ob)$ and $pa[m] = (j, ob')$ for all $m < k$.

Hence, $\delta_3(PSO)$ holds.

Lemma 9. The following proposition holds for the domain assignment $lev(h)$ and $lev(x) = \text{Low}$ for all $x \in X \setminus \{h\}$:

$\gamma_1(MM) \implies c^+_1 \in NI_{MM}$.

Proof: Only the final value of the $\text{Low}$-variable $l$ can depend on the initial value of a $\text{High}$-variable, because the only other variables that are updated are the variables $x$, $y$ and $z$, and the final value of $x$, $y$ and $z$ is definitely 0. Independent of the
initial memory, and in particular independent of the initial value of h, the final value of l can be either 0 or 5. Consequently, the program $c_1$ satisfies MM-Noninterference. In the following we present the arguments in detail.

The final value of x and y is definitely 0, because the obligations of store_0 x 0 and store_18 y 0 respectively cause the last updates of x and y, and both updates set their respective variable to 0. The obligations of store_0 x 0 and store_18 y 0 cause the last updates of x and y, because only the obligations of store_1 x 1 and store_2 y 1 cause further updates of x and y, and these two obligations must be fulfilled before the obligation of spawn 5, while the obligations of store_0 x 0 and store_18 y 0 must be fulfilled after the obligation of spawn 5. The final value of x is definitely 0, because the obligation of store_21 z 0 causes the last update of z, because only the obligations of store_3 z 0 and store_20 z r1 cause further updates of z, and these two obligations must be fulfilled before the obligation of store_21 z 0. The obligations of store_3 z 0 and store_20 z r1 must be fulfilled before the obligation of store_21 z 1, because the obligations of store_3 z 0 and store_20 z r1 are caused by the same thread and access the same variable as store_21 z 1 (Lemma 8).

The final value of h is in {0, 5}, because the obligation of store_4 1 0 is definitely processed in every program run and the only other updates of l are store_13 1 5 and store_17 1 5.

We show that the final value of l can always be 0. Let mem_1 be arbitrary. We distinguish two cases based on the initial value of h.

Case (Initial value of h equals 0):
Let $t = 1, 2, 3, 4, 5, 19, 6, 7, 18, 20, 8, 9, 10, 21$ be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by the sequence, because of four reasons. First, all obligations, except the obligations of load_9 r1 x and store_18 y 0, are fulfilled in the order in which their instructions are executed. Second, $\gamma_1(MM)$ holds and therefore $\phi_{WR} \in \Phi$ for MM. The obligation $ob$ of store_18 y 0 may be fulfilled after the obligation $ob'$ of load_9 r1 x due to $\phi_{WR}$, because it is true that $isRead(ob')$ evaluates to true, $sources(ob') \cap sinks(ob') = \emptyset$ and $sinks(ob') \cap sources(ob') = \emptyset$ holds. Third, the then-branch of if_1 is taken, and, fourth, the else-branch of if_12 is taken.

The then-branch of if_11 r4 is taken, because r4 is 1 when executing if_11. The value of r4 is 1, because obligation of and_4 r4 r2 r3 causes the most recent update of r4 and the value of r2 and r3 is 1 when executing and_4 r4 r2 r3. The value of r2 is 1, because the obligation of load_8 r2 y causes the most recent update of r2 and the update sets r2 to the value of y. The value of y is 1, because the obligation of store_2 y 1 causes the most recent update of y and the update sets y to 1. The value of r3 is 1, because the obligation of load_8 r3 z causes the most recent update of r3 and the update sets r3 to the value of z. The value of z is 1, because the obligation of store_20 z r1 causes the most recent update of z and the update sets z to the value of r1. The value of r1 is 1, because the obligation of load_10 r1 x causes the most recent update of r1 and the update sets r1 to the value of x. The value of x is 1, because the obligation of store_1 x 1 causes the most recent update of x and the update sets x to 1.

The if_12 r5 is taken, because r5 is 0 when executing if_12. The value of r5 is 0, because the obligation of load_10 r5 h causes the most recent update of r5 and the update sets r5 to the value of h. The value of h is 0, because there is no update of h in the program and the initial value of h is 0 by assumption of this case. Since the else-branch of if_12 is taken the only obligation that causes an update of l is the obligation of store_4 1 0. Thus the final value of l is 0.

Case (Initial value of h does not equal 0):
Let $t = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 18, 19, 20, 21$ be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by the sequence, because of three reasons. First, all obligations are fulfilled in the order in which their instructions are executed. Second, the else-branch of if_11 is taken and, third, the then-branch of if_15 is taken.

The else-branch of if_11 r4 is taken, because r4 is 0 when executing if_11. The value of r4 is 0, because the obligation of and_4 r4 r2 r3 causes the most recent update of r4 and the value of r2 is 0 when executing and_6 r2 r2. The value of r2 is 0, because the obligation of load_8 r3 z causes the most recent update of r3 and the update sets r3 to the value of z. The value of z is 0, because the obligation of store_3 z 0 causes the most recent update of z and the update sets z to 0.

The then-branch of if_15 r5 is taken, because the value of r5 is not 0 when executing if_15. The value of r5 is not 0, because the obligation of load_10 r5 h causes the most recent update of r5 and the update sets r5 to the value of h. The value of h is not 0, because there is no update of h in the program and the initial value of h is different from 0 by assumption of this case. Since the then-branch of if_15 is taken, the only update of l is the event of store_4 1 0. Thus the final value of l is 0.

We show that the final value of l can always be 5. Let mem_1 be arbitrary. We distinguish two cases based on the initial value of h.

Case (Initial value of h equals 0):
Let $t = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 17, 18, 19, 20, 21$ be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by the sequence, because of three
reasons. First, all obligations are fulfilled in the order in which their instructions are executed. Second, the else-branch of if\(_{11}\) is taken and, third, the else-branch of if\(_{15}\) is taken.

The else-branch of if\(_{11}\) r\(_4\) is taken, because r\(_4\) is 0 when executing if\(_{11}\). The value of r\(_4\) is 0, because the obligation of and\(_0\) r\(_4\) r\(_2\) r\(_3\) causes the most recent update of r\(_4\) and the value of r\(_3\) is 0 when executing and\(_0\) r\(_4\) r\(_2\) r\(_3\). The value of r\(_3\) is 0, because the obligation of load\(_0\) r\(_3\) z causes the most recent update of r\(_3\) and the update sets r\(_3\) to the value of z. The value of z is 0, because the obligation of store\(_0\) z 0 causes the most recent update of z and the update sets z to 0.

The else-branch of if\(_{15}\) r\(_5\) is taken, because r\(_5\) is 0 when executing if\(_{15}\). The value of r\(_5\) is 0, because the obligation of load\(_{10}\) r\(_5\) h causes the most recent update of r\(_5\) and the update sets r\(_5\) to the value of h. The value of h is 0, because there is no update of h in the program and the initial value of h is 0 by assumption of this case.

Since the else-branch of if\(_{15}\) is taken, the obligation of store\(_{17}\) l 5 is fulfilled as the last update of l. Thus the final value of l is 5.

Case (Initial value of h does not equal 0):

Let t = 1, 2, 3, 4, 5, 19, 6, 7, 18, 20, 8, 9, 10, 13, 21 be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by the sequence, because of four reasons. First, all obligations, except the obligations of load\(_{19}\) r\(_1\) x and store\(_{18}\) y 0, are fulfilled in the order in which their instructions are executed. Second, \(\gamma_1(MM)\) holds and therefore \(\phi_{WR} \in \Phi\) for MM. The obligation ob of store\(_{18}\) y 0 may be fulfilled after the obligation ob\('\) of load\(_{19}\) r\(_1\) x due to \(\phi_{WR}\), because isRead(ob\('\)) evaluates to true, \(\text{sources(ob)}\cap\text{sinks(ob)} = \emptyset\) and \(\text{sinks(ob)}\cap\text{sources(ob\('\)} = \emptyset\) holds. Third, the then-branch of if\(_{11}\) is taken, and, fourth, the then-branch of if\(_{13}\) is taken.

The then-branch of if\(_{11}\) r\(_4\) is taken, because r\(_4\) is 1 when executing if\(_{11}\). The value of r\(_4\) is 1, because obligation of and\(_0\) r\(_4\) r\(_2\) r\(_3\) causes the most recent update of r\(_4\) and the value of r\(_2\) and r\(_3\) is 1 when executing and\(_0\) r\(_4\) r\(_2\) r\(_3\). The value of r\(_2\) is 1, because the obligation of load\(_2\) r\(_2\) y causes the most recent update of r\(_2\) and the update sets r\(_2\) to the value of y. The value of y is 1, because the obligation of store\(_2\) y 1 causes the most recent update of y and the update sets y to 1. The value of r\(_3\) is 1, because the obligation of load\(_3\) r\(_3\) z causes the most recent update of r\(_3\) and the update sets r\(_3\) to the value of z. The value of z is 1, because the obligation of store\(_0\) x 1 causes the most recent update of x and the update sets x to 1.

The then-branch of if\(_{12}\) r\(_5\) is taken, because the value of r\(_5\) is 0 when executing if\(_{12}\). The value of r\(_5\) is not 0, because the obligation of load\(_{10}\) r\(_5\) x causes the most recent update of r\(_5\) and the update sets r\(_5\) to the value of h. The value of h is not 0, because there is no update of h in the program and the initial value of h is different from 0 by assumption of this case.

Since the then-branch of if\(_{12}\) is taken, the obligation of store\(_{13}\) l 5 is fulfilled as the last update of l. Thus the final value of l is 5.

That means independent of the initial value of the High-variable h, the final values of x, y and z are 0, the final value of l can be either 0 or 5, and the values of all other variables remain unchanged. Hence, for all pairs of Low-equal initial memories Low-equal final memories are reachable. Consequently, the program c\(_1\) satisfies MM-Noninterference, if \(\gamma_1(MM)\) holds.

**Lemma 10.** The following proposition holds for the domain assignment lev with lev(h) and lev(x) = Low for all \(x \in X - \{h\}\):

\[\delta_1(MM) \iff c_1 \notin NI_{MM}.\]

**Proof:** The final value of the Low-variable l can only be 5 if the initial value of the High-variable h is 0, because store\(_{14}\) l 0 definitely updates l to 0 and there are only two instructions that can update l to 5. The two instructions are store\(_{14}\) l 5 and store\(_{17}\) l 5. The instruction store\(_{14}\) l 5 is in the then-branch of if\(_{11}\). The then-branch of if\(_{11}\) is dead code. The instruction store\(_{17}\) l 5 is in the else-branch of if\(_{15}\). The else-branch of if\(_{15}\) is only reachable if the program value of h is 0. Thus the program does not satisfy MM-Noninterference. In the following we present the arguments in detail.

The else-branch of if\(_{15}\) r\(_5\) is only reachable if the initial value of h is 0, because the obligation of load\(_{10}\) r\(_5\) h is fulfilled before if\(_{15}\) is executed, the obligation of load\(_{10}\) r\(_5\) h causes an update of r\(_5\) to the initial value of h, and there is no other update of r\(_5\). The obligation of load\(_{10}\) r\(_5\) h causes a update of r\(_5\) to the initial value of h, because there is no update of h in the program.

The then-branch of if\(_{11}\) is dead code, because the value of r\(_4\) is always 0. The value of r\(_4\) is always 0, because it is initialized with 0 and only the obligation of and\(_0\) r\(_4\) r\(_2\) r\(_3\) causes an update of r\(_4\). The obligation of and\(_0\) r\(_4\) r\(_2\) r\(_3\) causes an update of r\(_4\) to 0, because either r\(_2\) or r\(_3\) is always 0. This is due to the fact that r\(_2\) and r\(_3\) are initialized with 0 and only the obligations of load\(_2\) r\(_2\) y and load\(_3\) r\(_3\) z respectively cause an update of r\(_2\) and r\(_3\). At least one of the obligations causes an update of its respective register to 0. Which of the two instructions updates its register to 0 depends on the obligation that is fulfilled directly after the obligation of spawn\(_{12}\). Either the obligation of store\(_{0}\) x 0 or the obligation of store\(_{18}\) y 0 must be fulfilled directly after the obligation of spawn\(_{12}\). This is due to the fact that these two instructions belong to different threads and the obligations of their subsequent instructions cannot be fulfilled before the obligations of these two instructions. The subsequent instruction of store\(_{0}\) x 0 is load\(_2\) r\(_2\) y and isRead holds for the obligation of load\(_2\) r\(_2\) y. Since \(\delta_1(MM)\) holds, next\(\Phi\) cannot hold for the
obligation of load\textsubscript{7} r\textsubscript{2} y, because isWrite holds for the obligation of store\textsubscript{0} x 0. The subsequent instruction of store\textsubscript{18} y 0 is load\textsubscript{19} r\textsubscript{1} x and isRead holds for the obligation of load\textsubscript{19} r\textsubscript{1} x. Since δ\textsubscript{1}(MM) holds, next\textsubscript{6} cannot hold for the obligation of load\textsubscript{19} r\textsubscript{1} x, because isWrite holds for the obligation of store\textsubscript{18} y 0.

We distinguish two cases based on the obligation that is fulfilled after the obligation of spawn\textsubscript{5} and show that either r\textsubscript{2} or r\textsubscript{3} is 0.

Case (store\textsubscript{0} x 0):
In this case, the value of r\textsubscript{3} is always 0, because r\textsubscript{3} is initialized with 0, only the obligation of load\textsubscript{7} r\textsubscript{3} z causes an update of r\textsubscript{3} and the update caused by the obligation sets r\textsubscript{3} to the value of z. The value of z is 0, because the obligation of either store\textsubscript{3} x 0 or store\textsubscript{12} x 0 or store\textsubscript{20} x r\textsubscript{1} causes the most recent update of z. All three obligations update z to 0. The obligation of store\textsubscript{20} z r\textsubscript{1} causes an update of z to 0, because the obligation of load\textsubscript{19} r\textsubscript{1} x causes the most recent update of r\textsubscript{1} and the update sets r\textsubscript{1} to the value of x. The value of x is 0, because the obligation of store\textsubscript{0} x 0 causes the most recent update of x and the update sets x to 0. The obligation of store\textsubscript{0} x 0 causes the most recent update of x for load\textsubscript{19} r\textsubscript{1} x, because both obligations must be fulfilled after the obligation of spawn\textsubscript{5}, the obligation of store\textsubscript{0} x 0 is fulfilled directly after the obligation of spawn\textsubscript{5} due to the assumption of this case, and there is no other obligation that causes an update of x that can be fulfilled after the obligation of spawn\textsubscript{5}.

Case (store\textsubscript{18} y 0):
In this case, the value of r\textsubscript{2} is always 0, because r\textsubscript{2} is initialized with 0, only the obligation of load\textsubscript{7} r\textsubscript{2} y causes an update of r\textsubscript{2}, and the update caused by the obligation sets r\textsubscript{2} to the value of y. The value of y is 0, because the obligation of store\textsubscript{18} y 0 causes the most recent update of y and the update sets y to 0. The obligation of store\textsubscript{18} y 0 causes the most recent update for the obligation of load\textsubscript{7} r\textsubscript{2} y, because both obligations are fulfilled after the obligation of spawn\textsubscript{5}, the obligation of store\textsubscript{18} y 0 is fulfilled directly after spawn\textsubscript{5} due to the assumption of this case, and there is no other obligation that causes an update of y that can be fulfilled after the obligation of spawn\textsubscript{5}.

Based on these observations we construct a concrete counter example: We choose initial memories mem\textsubscript{1} and mem\textsubscript{1}' such that mem\textsubscript{1}(x) = 0 for all x ∈ X, mem\textsubscript{1}'(x) = 0 for all x ∈ X \ {h} and mem\textsubscript{1}'(h) = 23. The memories mem\textsubscript{1} and mem\textsubscript{1}' satisfy mem\textsubscript{1} = \_L mem\textsubscript{1}', because mem\textsubscript{1}(x) = 0 = mem\textsubscript{1}'(x) for all x ∈ X \ {h} and lev(h) = High. From mem\textsubscript{1}, a final memory mem\textsubscript{2} is reachable with mem\textsubscript{2}(l) = 5, because the initial value of h is 0. All final memories mem\textsubscript{2}' that are reachable from mem\textsubscript{1}' satisfy mem\textsubscript{2}'(l) ≠ 5, because the initial value of h is 23 and not 0. Thus, for all final memories mem\textsubscript{2}' that are reachable from mem\textsubscript{1}', we have mem\textsubscript{2} ≠ \_L mem\textsubscript{2}', because mem\textsubscript{2}(l) = 5 ≠ mem\textsubscript{2}'(l) and lev(l) = Low.

Consequently, the program c\textsubscript{1}' does not satisfy MM-Noninterference, if δ\textsubscript{1}(MM).

\textbf{Lemma 11.} The following proposition holds for the domain assignment lev with lev(h) and lev(x) = Low for all x ∈ X \ {h}:
\[ γ_1(MM) \implies c_1 \notin NI_{MM}. \]

\textbf{Proof:} The two instructions load\textsubscript{10} and store\textsubscript{11} in the then-branch of if\textsubscript{9} form a direct leak, because load\textsubscript{10} reads the value of the High-variable h into r\textsubscript{5} and store\textsubscript{11} subsequently writes the value of r\textsubscript{5} into the Low-variable l. Due to this direct leak and the fact that this then-branch is reachable, the program c\textsubscript{1}' does not satisfy MM-noninterference. In the following we present the arguments in detail.

Let t = 1, 2, 3, 4, 5, 6, 7, 8 be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers up to reaching if\textsubscript{9} in the order given by t, because all obligations, except the obligations of store\textsubscript{13} y 0 and load\textsubscript{14} x r\textsubscript{1} are fulfilled in the order in which their instructions are executed. Since γ\textsubscript{1}(MM) holds, φ\textsubscript{WR} ∈ Φ for MM. Thus, the obligation ob of store\textsubscript{13} y 0 may be fulfilled after the obligation ob' of load\textsubscript{14} x r\textsubscript{1} due to φ\textsubscript{WR}, because isWrite(ob) evaluates to true, isRead(ob') evaluates to true, sources(ob) ∩ sinks(ob') = 0 and sinks(ob) ∩ sources(ob') = 0 holds. We will now argue why the instructions load\textsubscript{10} and store\textsubscript{11} will be executed and their obligations will get fulfilled after t.

The sequence t always leads to a register state reg\textsubscript{9} with reg\textsubscript{9}(r\textsubscript{2}) = 1, reg\textsubscript{9}(r\textsubscript{3}) = 1 and reg\textsubscript{9}(r\textsubscript{4}) = 1, because of three reasons. First, the obligation of load\textsubscript{9} r\textsubscript{2} y causes the last update of r\textsubscript{2} and the update sets r\textsubscript{2} to the value of y. The value of y is 1, because the obligation of store\textsubscript{2} y 1 causes the most recent update of y and the update sets y to 1. Second, the obligation of load\textsubscript{7} r\textsubscript{3} z causes the last update of r\textsubscript{3} and the update sets r\textsubscript{3} to the value of z. The value of z is 1, because the obligation of store\textsubscript{15} z r\textsubscript{1} causes the most recent update of z and the update sets z to the value of r\textsubscript{1}. The value of r\textsubscript{1} is 1, because the obligation of load\textsubscript{14} r\textsubscript{1} z causes the most recent update of r\textsubscript{1} and the update sets r\textsubscript{1} to the value of x. The value of x is 1, because the obligation of store\textsubscript{1} x 1 causes the most recent update of x and the update sets x to 1. Thus the obligation of load\textsubscript{7} r\textsubscript{3} z causes an update of r\textsubscript{3} to 1. Third, the obligation of and\textsubscript{1} r\textsubscript{4} r\textsubscript{2} r\textsubscript{3} causes the last update of r\textsubscript{4}. The obligation of and\textsubscript{1} r\textsubscript{4} r\textsubscript{2} r\textsubscript{3} r\textsubscript{3} causes an update of r\textsubscript{4} to 1, because the obligations of load\textsubscript{7} r\textsubscript{2} y and load\textsubscript{7} r\textsubscript{3} z respectively cause the most recent updates of r\textsubscript{2} and r\textsubscript{3}, and the updates caused by these two obligations set their respective registers to 1 (as we have argued before). Consequently, the then-branch of if\textsubscript{9} r\textsubscript{4} is taken after the sequence t. This means that the instructions load\textsubscript{10} r\textsubscript{5} h and store\textsubscript{11} l r\textsubscript{5} are executed and their obligations are fulfilled after t.
We choose an initial memory $mem_1$ with $mem_1(x) = 0$ for all $x \in X \setminus \{h\}$ and $mem_1(h) = 5$. The final value of $l$ is 5, because the obligation of $store_{11}$ at $r_5$ causes an update of $l$ to the value of $r_5$. The value of $r_5$ is 5, because the obligation of $load_{10}$ at $r_5$ causes an update of $r_5$ to the value of $h$. The value of $h$ is 5, because there is no update to $h$ in the program and the initial value of $h$ is 5, i.e. $mem_1(h) = 5$, according to the initial memory that we have chosen. The obligation of $load_{10}$ at $r_5$ must be fulfilled before the obligation of $store_{11}$ at $r_5$, because both obligations are caused by the same thread and access $r_5$.

We now show that there is an initial memory $mem'_1$ with $mem'_1 = L mem'_1$ for which 5 is not a possible final value for $l$. We choose an initial value $mem'_1$ with $mem'_1(x) = 0$ for all $x \in X$. From the definition of Low-equality we know that $mem'_1 = L mem'_1$, because $mem'_1(x) = mem'_1(x)$ for all $x \in X \setminus \{h\}$ and $lev(h) = High$. For the initial memory $mem'_1$ the final value of $l$ must be in $\{0, 1\}$, because the initial value of all variables is 0, all constants that appear in the program are either 0 or 1, and the only computation, i.e. and has $\{0, 1\}$ as range of values. Consequently, the final value of $l$ cannot be 5. Hence, $mem'_2(l) \neq 5 = mem_2(l)$ holds for all final memories $mem'_2$ that are reachable from $mem'_1$.

This means that there is no final memory reachable from $mem'_1$ that is Low-equal to $mem_2$. Consequently, the program $c_1$ does not satisfy MM-Noninterference, if $\gamma_1(MM)$ holds.

**Lemma 12.** The following proposition holds for the domain assignment $lev$ with $lev(h) = lev(x) = Low$ for all $x \in X \setminus \{h\}$: $\delta_1(MM) \Rightarrow c_1 \in NI_{MM}$.

**Proof:** Only $load_{10}$ in the then-branch of $if_9$ reads a High-variable. The then-branch of $if_9$ is dead code. Since the only instruction that reads a High-variable is dead code, the program $c_1$ satisfies MM-noninterference. In the following we present the arguments in detail.

The instruction $load_{10}$ is dead code, because it is in the then-branch of $if_9 r_4$ and the value of $r_4$ of the spawned thread is always 0. The value of $r_4$ is always 0, because it is initialized with 0, only the obligation of $and_{s} r_4 r_2 r_3$ updates $r_4$ and the update sets $r_4$ to 0. The update caused by the obligation of $and_{s}$ r4 r2 r3 sets r4 to 0, because the value of either r2 or r3 is 0 in all possible sequences for fulfilling obligations when executing $and_{s}$.

We now show that the value of either $r_2$ or $r_3$ is always 0 in all possible sequences for fulfilling obligations. All possible sequences for fulfilling obligations up to ( inclusively) the obligation of $spawn_{14}$ have the same effect on the global state, because each of the obligations of $store_{1} x 1$, $store_{2} y 1$ and $store_{3} x 0$ causes an update of a different variable, and all of these three obligations must be fulfilled before the obligation of $spawn_{14}$ is fulfilled. Only two obligations can be fulfilled directly after the obligation of $spawn_{14}$: Either the obligation of $store_{5} x 0$ or the obligation of $store_{13} y 0$ must be fulfilled directly after the obligation of $spawn_{14}$. This is due to the fact that these two instructions belong to different threads and the obligations of their subsequence instructions cannot be fulfilled before the obligations of these two instructions. The subsequent instruction of $store_{5}$ $x 0$ is $load_{6} r_2 y$ and $isRead$ holds for the obligation of $load_{6} r_2 y$. Since $\delta_1(MM)$ holds, next$\Phi$ cannot hold for the obligation of $load_{6} r_2 y$, because $isWrite$ holds for the obligation of $store_{5} x 0$. The subsequent instruction of $store_{13} y 0$ is $load_{14} r_1 x$ and $isRead$ holds for the obligation of $load_{14} r_1 x$. Since $\delta_1(MM)$ holds, next$\Phi$ cannot hold for the obligation of $load_{14} r_1 x$, because $isWrite$ holds for the obligation of $store_{13} y 0$.

We distinguish two cases. In the first case, the obligation of $store_{5} x 0$ is fulfilled directly after the obligation of $spawn_{14}$. In the second case, the obligation of $store_{13} y 0$ is fulfilled directly after the obligation of $spawn_{14}$.

**Case 1 ($store_{5} x 0$):**
In this case, the value of $r_2$ is always 0, because $r_2$ is initialized with 0 and the only update of $r_2$ is $load_{7} r_3 z$. The obligation of $load_{7} r_2 z$ always causes an update of $r_2$ to 0. We now show why this holds: The only remaining update of $z$ after fulfilling the obligation of $spawn_{14}$ is $store_{15} z r_1$. We distinguish two cases based on the order in which the obligations of $store_{15} z r_1$ and $load_{7} r_3 z$ are fulfilled.

**Case 1 ($load_{7} r_2 z$ before $store_{15} z r_1$):**
In this case, the obligation $load_{7} r_2 z$ is specialized with the value of $z$ from the obligation of $store_{15} z 0$, because the obligation of $store_{15} z 0$ must be fulfilled before the obligation of $spawn_{14}$ while the obligation of $load_{7} r_2 z$ must be fulfilled after $spawn_{14}$, and the only other obligation that causes an update of $z$, i.e. the obligation of $store_{15} z r_1$, is fulfilled after the obligation of $load_{7} r_3 z$ due to the assumption of this case. Thus the obligation of $load_{7} r_2 z$ causes an update of $r_2$ to 0 in this case.

**Case 1 ($load_{7} r_3 z$ after $store_{15} z r_1$):**
In this case, the obligation of $load_{7} r_3 z$ is specialized with the value of $z$ from the obligation of $store_{15} z r_1$, because the only other obligation that causes an update of $z$, i.e. the obligation of $store_{15} z 0$, must be fulfilled before the obligation of $spawn_{14}$ while the obligation of $store_{15} z r_1$ must be fulfilled after the obligation of $spawn_{14}$ and the obligation of $store_{15} z r_1$ is fulfilled before the obligation of $load_{7} r_3 z$ due to the assumption of this case.

The obligation of $store_{15} z r_1$ causes an update of $z$ to the value of $r_1$. The value of $r_1$ is 0, because the obligation of $load_{14} r_1 x$ causes the most recent update of $r_1$ and the update sets $r_1$ to the value of $x$. The obligation of $load_{14} r_1 x$ causes the most recent update of $r_1$, because there is no other update of $r_1$ in the program and the obligation must be fulfilled before the obligation of $store_{15} z r_1$. The obligation
of load_{14} r_1 x must be fulfilled before the obligation of store_{15} z r_1, because both obligations are caused by the same thread and access r_1.

The obligation of load_{14} r_1 x causes an update of r_1 to the value of x. The value of x is 0, because the obligation of store_5 x 0 causes the most recent update of x and the update sets x to 0. The obligation of store_5 x 0 causes the most recent update of x for the obligation of load_{14} r_1 x, because both obligations must be fulfilled after the obligation of spawn_4 and the obligation of store_5 x 0 is fulfilled directly after the obligation of spawn_4 due to the assumption of this case. Thus the obligation of load_{7} r_3 z causes an update of r_3 to 0 in this case.

Case (store_{14} y 0):
In this case, the value of r_2 is always 0, because r_2 is initialized with 0 and the only update of r_2 is load_6 r_2 y. The obligation of load_6 r_2 y causes an update of r_2 to the value of y. The value of y is 0, because the obligation of store_{13} y 0 causes the most recent update of y and the update sets y to 0. The obligation of store_{13} y 0 causes the most recent update of y, because only the obligation of store_{2} y 1 causes a further update of y, the obligation of store_{2} y 1 must be fulfilled before the obligation of spawn_4, while the obligation of store_{13} y 0 and load_6 r_2 y must be fulfilled after the obligation of spawn_4, and the obligation of store_{13} y 0 is fulfilled directly after the obligation of spawn_4 due to the assumption of this case. Thus the obligation of load_6 r_2 y causes an update of r_2 to 0 in this case.

Since load_{10} r_5 h is dead code and no other instruction reads a High-variable the program c_1^- does not read information from High-variables in any program run. Consequently, the program c_1 satisfies MM-Noninterference, if δ_1(MM) holds.

For easier reference we recall the definitions of c_2^+ and c_2^- in Figure 2.

![Programs for Lemmas 13, 14, 15, 16 (Lemma 2 in the article)](image)

Lemma 13. The following proposition holds for the domain assignment lev with lev(h) and lev(x) = Low for all x ∈ X \ {h}:

\[ γ_2(MM) ⇔ c_2^+ ∈ NI_{MM}. \]

Proof: Only the final value of the Low-variable l can depend on the initial value of a High-variable, because the only other variables that are updated are the variables x, y and z, and the final value of x, y and z is definitely 0. Independent of the initial memory, and in particular independent of the initial value of h, the final value of l can be either 0 or 5. Consequently, the program c_2^+ satisfies MM-Noninterference. In the following we present the arguments in detail.

The final value of x, y and z is definitely 0, because the obligations of store_6 x 0, store_{10} y 0 and store_{23} z 0 respectively cause the last updates of x, y and z and all three updates set their respective variable to 0. The obligations of store_6 x 0 and store_{10} y 0 cause the last updates of x and y, because only the obligations of store_1 x 1 and store_2 y 1 cause further updates of x and y, and these two obligations must be fulfilled before the obligation of spawn_5 while the obligations of store_6 x 0 and store_{10} y 0 must be fulfilled after the obligation of spawn_5. The obligation of store_{23} z 0 causes the last update of z, because only the obligation of store_3 z 0 and store_{22} z r_1 cause further updates of z and these two obligations must be fulfilled before the obligation of store_{23} z 0. The obligations of store_3 z 0 and store_{22} z r_1 must be fulfilled before the obligation of store_{23} z 0, because the obligations of store_3 z 0 and store_{22} z r_1 are caused by the same thread and access the variable as the obligation of store_{23} z 0 (Lemma 8).

The final value of h is in \{0, 5\}, because the obligation of store_4 l 0 is definitely fulfilled in every program run and the only other updates of l are store_{15} l 1 and store_{18} l 5.

We show that the final value of l can always be 0. Let mem_1 be arbitrary. We distinguish two cases based on the initial value of h.

Case (Initial value of h equals 0):

...
Let $t = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19$ be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by $t$, because of four reasons. First, all obligations, except the obligations of $\text{load}_{10} r_{22} x$ and $\text{store}_{18} y 0$ are fulfilled in the order in which their instructions are executed. Second, $\gamma_2(MM)$ holds and therefore $\phi_{\text{WR}} \in \Phi$ and $\phi_{\text{ROwn}} \in \Phi$ for $MM$. The obligation $ob$ of $\text{store}_{19} y 0$ may be fulfilled after the obligation $ob'$ of $\text{load}_{20} r_{22} y$ due to $\phi_{\text{ROwn}} \in \Phi$, because $\text{isWrite}(ob)$ evaluates to true, $\text{isRead}(ob')$ evaluates to true and both access the same variable. The obligation $ob$ of $\text{store}_{19} y 0$ may also be fulfilled after the obligation $ob'$ of $\text{load}_{21} r_1 x$ due to $\phi_{\text{ROwn}}$, because $\text{isWrite}(ob)$ evaluates to true, $\text{isRead}(ob')$ evaluates to true $\text{sources}(ob) \cap \text{sinks}(ob') = \emptyset$ and $\text{sinks}(ob) \cap \text{sources}(ob') = \emptyset$ hold. Third, the $\text{then}$-branch of $\text{if}_{12}$ is taken, and, fourth, the $\text{else}$-branch of $\text{if}_{13}$ is taken.

The $\text{then}$-branch of $\text{if}_{12}$ is taken, because $r_4$ is 1 when executing $\text{if}_{12}$. The value of $r_4$ is 1, because the obligation of $\text{and}_{10} r_4 r_2 r_3$. The value of $r_2$ is 1, because the obligation of $\text{load}_{9} r_3 y$ causes the most recent update of $r_2$ to the value of $y$. The value of $y$ is 1, because the obligation of $\text{store}_{9} y 1$ causes the most recent update of $y$ to 1. The value of $r_3$ is 1, because the obligation of $\text{load}_{9} r_3 z$ causes the most recent update of $r_3$ to the value of $z$. The value of $z$ is 1, because the obligation of $\text{store}_{22} r_1 z_1$ causes the most recent update of $z$ to the value of $r_1$. The value of $r_1$ is 1, because the obligation of $\text{load}_{21} r_1 x$ causes the most recent update of $r_1$ to the value of $x$. The value of $x$ is 1, because the obligation of $\text{store}_{1} x 1$ causes the most recent update of $x$ to 1.

The $\text{else}$-branch of $\text{if}_{13}$ is taken, because $r_5$ is 0 when executing $\text{if}_{13}$. The value of $r_5$ is 0, because the obligation of $\text{load}_{11} r_5 h$ causes the most recent update of $r_5$ to the value of $h$. The value of $h$ is 0, because there is no update of $h$ in the program and the initial value of $h$ is 0 by assumption of this case. 

Since the $\text{else}$-branch of $\text{if}_{13}$ is taken the only obligation that causes an update of $l$ is the obligation of $\text{store}_{1} 1 0$. Thus the final value of $l$ is 1.

Case (Initial value of $h$ does not equal 0):

Let $t = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19$ be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by $t$, because of three reasons. First, all obligations are processed in the order in which their instructions are executed. Second, the $\text{else}$-branch of $\text{if}_{12}$ is taken and, third, the $\text{then}$-branch of $\text{if}_{16}$ is taken.

The $\text{else}$-branch of $\text{if}_{12}$ is taken, because $r_4$ is 0 when executing $\text{if}_{12}$. The value of $r_4$ is 0, because the obligation of $\text{and}_{10} r_4 r_2 r_3$ causes the most recent update of $r_4$ and the value of $r_3$ is 0 when executing $\text{and}_{10} r_4 r_2 r_3$. The value of $r_3$ is 0, because the obligation of $\text{load}_{9} r_3 z$ causes the most recent update of $r_3$ and the update sets $r_3$ to the value of $z$. The value of $z$ is 0, because the obligation of $\text{store}_{1} z 0$ causes the most recent update of $z$ and the update set $z$ to 0.

The $\text{then}$-branch of $\text{if}_{16}$ is taken, because $r_5$ is not 0 when executing $\text{if}_{16}$. The value of $r_5$ is 0, because the obligation of $\text{load}_{11} r_5 h$ causes the most recent update of $r_5$ and the update sets $r_5$ to the value of $h$. The value of $h$ is not 0, because there is no update to $h$ in the program and the initial value of $h$ is different from 0 by assumption of this case. 

Since the $\text{then}$-branch of $\text{if}_{16}$ is taken the only obligation that causes an update of $l$ is the obligation of $\text{store}_{1} 1 0$. Thus the final value of $l$ is 1.

We show that the final value of $l$ can always be 5. Let $mem_1$ be arbitrary. We distinguish two cases based on the initial value of $h$.

Case (Initial value of $h$ equals 0):

Let $t = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19$ be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by $t$, because of three reasons. First, all obligations are processed in the order in which their instructions are executed. Second, the $\text{else}$-branch of $\text{if}_{12}$ is taken and, third, the $\text{else}$-branch of $\text{if}_{16}$ is taken.

The $\text{else}$-branch of $\text{if}_{12}$ is taken, because $r_4$ is 0 when executing $\text{if}_{12}$. The value of $r_4$ is 0, because the obligation of $\text{and}_{10} r_4 r_2 r_3$ causes the most recent update of $r_4$ and the value of $r_3$ is 0 when executing $\text{and}_{10} r_4 r_2 r_3$. The value of $r_3$ is 0, because the obligation of $\text{load}_{9} r_3 z$ causes the most recent update of $r_3$ and the update sets $r_3$ to the value of $z$. The value of $z$ is 0, because the obligation of $\text{store}_{1} z 0$ causes the most recent update of $z$ and the update set $z$ to 0.

The $\text{else}$-branch of $\text{if}_{16}$ is taken, because $r_5$ is 0 when executing $\text{if}_{16}$. The value of $r_5$ is 0, because the obligation of $\text{load}_{11} r_5 h$ causes the most recent update of $r_5$ and the update sets $r_5$ to the value of $h$. The value of $h$ is not 0, because there is no update to $h$ in the program and the initial value of $h$ is different from 0 by assumption of this case. 

Since the $\text{else}$-branch of $\text{if}_{16}$ is taken the only obligation that causes an update of $l$ is the obligation of $\text{store}_{1} 1 0$. Thus the final value of $l$ is 1.

Case (Initial value of $h$ does not equal 0):

Let $t = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19$ be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by $t$, because of four reasons. First, all obligations, except the obligations of $\text{load}_{20} r_{22} y$, $\text{load}_{21} r_1 x$ and $\text{store}_{19} y 0$ are fulfilled in the order in which their instructions are executed. Second, $\gamma_2(MM)$ holds and therefore $\phi_{\text{WR}} \in \Phi$ and $\phi_{\text{ROwn}} \in \Phi$ for $MM$. The
obligation \( ob \) of store\(_{19} y 0 \) may be fulfilled after the obligation \( ob'y \) of load\(_{20} r_2 y \) due to \( \phi_{\text{ROwn}} \in \Phi \), because isWrite\(( ob)\) evaluates to true, isRead\(( ob')\) evaluates to true and both access the same variable. The obligation \( ob' \) of store\(_{20} y 0 \) may also be fulfilled after the obligation \( ob'' \) of load\(_{21} r_1 x \) due to \( \phi_{\text{OR}} \), because isWrite\(( ob)\) evaluates to true, isRead\(( ob')\) evaluates to true sources\(( ob) \cap sinks\(( ob')\) = \( \emptyset \) and sinks\(( ob) \cap sources\(( ob')\) = \( \emptyset \). Third, the then-branch of if\(_{12} \) is taken, and, fourth, the then-branch of if\(_{13} \) is taken.

The then-branch of if\(_{12} \) r\(_4\) is taken, because r\(_4\) is 1 when executing if\(_{12} \). The value of r\(_4\) is 1, because the obligation of and\(_{10} t_4 t_2 t_3\) causes the most recent update of t\(_4\) and the value of t\(_2\) and t\(_3\) is 1 when executing and\(_{10} t_4 t_2 t_3\).

The value of r\(_2\) is 1, because the obligation of load\(_{10} r_2 y \) causes the most recent update of r\(_2\) and the update sets t\(_2\) to the value of y. The value of y is 1, because the obligation of store\(_{2} y 1 \) causes the most recent update of y and the update sets t\(_1\) to y. The value of t\(_1\) is 1, because the obligation of load\(_{0} r_3 z \) causes the most recent update of r\(_3\) and the update sets t\(_3\) to the value of z. The value of z is 1, because the obligation of store\(_{22} z r_1 \) causes the most recent update of z and the update sets z to the value of r\(_1\). The value of r\(_1\) is 1, because the obligation of load\(_{22} r_1 x \) causes the most recent update of r\(_1\) and the update sets r\(_1\) to the value of x. The value of x is 1, because the obligation of store\(_{1} x 1 \) causes the most recent update of x and the update sets x to 1.

The then-branch of if\(_{13} \) r\(_5\) is taken, because r\(_5\) is not 0 when executing if\(_{16} \). The value of r\(_3\) is not 0, because the obligation of load\(_{1} r_5 h \) causes the most recent update of r\(_5\) and the update sets r\(_5\) to the value of h. The value of h is not 0, because there is no update to h in the program and the initial value of h is different from 0 by assumption of this case.

Since the then-branch of if\(_{13} \) is taken, the obligation of store\(_{14} l 5 \) is fulfilled as the last update of l. Thus the final value of l is 5.

That means independent of the initial value of the High-variable h, the final value of x, y and z is 0, the final value of l can be either 0 or 5, and the values of all other variables remain unchanged. Hence, for all pairs of Low-equal initial memories Low-equal final memories are reachable. Consequently, the program c\(_5\)\(_2\) satisfies MM Noninterference, if \( \gamma_2(MM) \) holds.

**Lemma 14.** The following proposition holds for the domain assignment lev with \( \text{lev}(h) \) and \( \text{lev}(x) = \text{Low} \) for all \( x \in X \setminus \{ h \} \):

\[ \delta_2(MM) \implies \neg \forall \exists \ni \text{MM}. \]

**Proof:** The final value of the Low-variable l can only be 5 if the initial value of the High-variable h is 0, because store\(_{1} l 5 \) definitely updates l to 0 and there are only two instructions that can update l to 5. The two instructions are store\(_{14} l 5 \) and store\(_{18} l 5 \). The instruction store\(_{14} l 5 \) is in the then-branch of if\(_{12} \). The then-branch of if\(_{12} \) is dead code. The instruction store\(_{18} l 5 \) is in the else-branch of if\(_{16} \). The else-branch of if\(_{16} \) is only reachable if the initial value of h is 0. Thus the program does not satisfy MM Noninterference. In the following we present the arguments in detail.

The else-branch of if\(_{16} \) r\(_5\) is only reachable if the initial value of h is 0, because the obligation of load\(_{11} r_5 h \) is fulfilled before if\(_{16} \) is executed, the obligation of load\(_{11} r_5 h \) causes an update of r\(_5\) to the initial value of h. The obligation of load\(_{11} r_5 h \) causes an update of r\(_5\) to the initial value of h, because there is no update to h in the program.

The then-branch of if\(_{12} \) r\(_4\) is dead code, because the value of r\(_4\) is always 0. The value of r\(_4\) is always 0, because it is initialized with 0 and only the obligation of and\(_{10} t_4 t_2 t_3\) causes an update of r\(_4\). The obligation of and\(_{10} t_4 t_2 t_3\) causes an update of r\(_4\) to 0, because either r\(_2\) or r\(_3\) is always 0 when executing and\(_{10} \). This is due to the fact that both r\(_2\) and r\(_3\) are initialized with 0 and only the obligations of load\(_{5} r_2 y \) and load\(_{5} r_3 z \) respectively cause an update of r\(_2\) and r\(_3\). At least one of the obligations causes an update of its respective register to 0. Which of the two obligations causes an update to 0 depends on the obligation that is fulfilled directly after the obligation of spawn\(_{5} \).

Either the obligation of store\(_{0} x 0 \) or the obligation of store\(_{19} y 0 \) must be fulfilled directly after the obligation of spawn\(_{5} \). This is due to the fact that these two instructions belong to different threads and the obligations of their subsequent instructions cannot be fulfilled before the obligations of these two instructions. The subsequent instruction of store\(_{0} x 0 \) is fence\(_{5} \) and \( ob \in \Phi \) holds for the obligation \( ob \) of fence\(_{5} \). Since \( \delta_2(MM) \) holds, next\(_{4} \) cannot hold for the obligation of fence\(_{5} \), because isWrite holds for the obligation of store\(_{0} x 0 \). The subsequent instruction of store\(_{19} y 0 \) is load\(_{20} r_2 y \) and isRead holds for the obligation of load\(_{20} r_2 y \). Since \( \delta_2(MM) \) holds, next\(_{4} \) cannot hold for the obligation of load\(_{20} r_2 y \), because isWrite holds for the obligation of store\(_{19} y 0 \) and both obligations access the same variable, i.e. y. We distinguish these two cases based on the obligation that is fulfilled after the obligation of spawn\(_{5} \) and show that either r\(_2\) or r\(_3\) is 0.

**Case (store\(_{0} x 0 \) ):**

In this case, the value of r\(_3\) is always 0, because r\(_3\) is initialized with 0, only the obligation of load\(_{0} r_3 z \) causes an update of r\(_3\) and the update caused by the obligation sets t\(_3\) to the value of z. The value of z is 0, because the obligation of either store\(_{0} z 0 \) or store\(_{22} z r_1 \) causes the most recent update of z. All three events update z to 0. The obligation of store\(_{22} z r_1 \) sets z to the value of r\(_1\). The value of r\(_1\) is 0, because the obligation of load\(_{22} r_1 x \) causes the most recent update of r\(_1\) and the update sets r\(_1\) to the value of x. The value of x is 0, because the obligation of store\(_{0} x 0 \) causes the most recent update of x and the update sets x to 0. The obligation of store\(_{0} x 0 \) causes the most recent update of x for load\(_{21} r_1 x \), because both obligations must be fulfilled after the obligation of spawn\(_{5} \), the obligation of store\(_{0} x 0 \) is fulfilled directly after the obligation of spawn\(_{5} \) due to the assumption of this case, and there is no other obligation that causes an update of x that can be fulfilled after spawn\(_{5} \). Thus the obligation of store\(_{22} z r_1 \) causes an update of r\(_1\) to 0.
Case (store_{19} y 0):
In this case, the value of r_2 is always 0, because r_2 is initialized with 0, only the obligation of load_{l_r_r_2} y causes an update of r_2, and the update caused by the obligation sets r_2 to the value of y. The value of y is 0, because the obligation of store_{l_r_r_2} y 0 causes the most recent update of y and the update sets y to 0. The obligation of store_{l_r_r_2} y 0 causes the most recent update of y for the obligation of load_{l_r_r_2} y, because both obligations are affected after the obligation of spawn_5, the obligation of store_{l_r_r_2} y 0 is fulfilled directly after the obligation of spawn_5, due to the assumption of this case, and there is no other obligation that causes an update of y that can be fulfilled after the obligation of spawn_5.

Based on these observations we construct a concrete counter example: We choose initial memories mem_1 and mem_1' such that mem_1(x) = 0 for all x \in X, mem_1'(x) = 0 for all x \in X \setminus \{h\} and mem_1'(h) = 23. The global memories mem_1 and mem_1' satisfy mem_1 = \_L mem_1', because mem_1(x) = 0 = mem_1'(x) for all x \in X \setminus \{h\} and lev(h) = \text{High}. From mem_1, a final memory mem_2 is reachable with mem_2(l) = 5, because the initial value of h is 0. All final memories mem_2' that are reachable from mem_1' satisfy mem_2'(l) \neq 5, because the initial value of h is 23 and not 0. Thus, for all final memories mem_2' that are reachable from mem_1', we have mem_2' \neq \_L mem_2', because mem_2(l) = 5 \neq mem_2'(l) and lev(l) = \text{Low}.

Consequently, the program c_2 does not satisfy MM-Noninterference, if \delta_2(MM) holds.

**Lemma 15.** The following proposition holds for the domain assignment lev with lev(h) and lev(x) = \text{Low} for all x \in X \setminus \{h\}:
\gamma_2(MM) \implies c_2 \notin NI_{MM}.

**Proof:** The two instructions load_{11} and store_{12} in the then-branch of if_{10} form a direct leak, because load_{11} reads the value of the \text{High}-variable h into r_5, and store_{12} subsequently writes the value of r_5 into the \text{Low}-variable l. Due to this direct leak and the fact that this then-branch is reachable, the program c_2 does not satisfy MM-Noninterference. In the following we present the arguments in detail.

Let t = 1, 2, 3, 4, 15, 16, 5, 6, 7, 14, 17, 8, 9 be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers up to reaching if_{10} in the order given by t, because all obligations except the obligations of store_{14} y 0, load_{15} r_2 y and load_{16} r_1 x, are fulfilled in the order in which their instructions are executed. Since \gamma_2(MM) holds, \phi_{\text{翁}} \in \Phi and \phi_{\text{翁}} \in \Phi for MM. Thus, the obligation ob of store_{14} y 0 may be fulfilled after the obligation ob' of load_{15} r_2 y due to \phi_{\text{翁}}, because isWrite(ob) evaluates to true, isRead(ob') evaluates to true and both access the same variable. The obligation ob of store_{14} y 0 may also be fulfilled after the obligation ob'' of load_{16} r_1 x due to \phi_{\text{翁}}, because isWrite(ob) evaluates to true, isRead(ob'') evaluates to true sources(ob) \cap sinks(ob') = \emptyset and sinks(ob) \cap sources(ob'') = \emptyset hold. We will now argue why the instructions load_{11} and store_{12} will be executed and their obligations will get fulfilled after t.

The sequence t always leads to a register state reg_{10} with reg_{10}(r_2) = 1, reg_{10}(r_3) = 1 and reg_{10}(r_4) = 1, because of three reasons. First, the obligation of load_{l_r_r_2} r_2 y causes the last update of r_2 and the update sets r_2 to the value of y. The value of y is 1, because the obligation of store_{l_r_r_2} y 1 causes the most recent update of y and the update sets y to 1. Second, the obligation of load_{l_r_r_2} r_3 z causes the last update of r_3 and the update sets r_3 to the value of z. The value of z is 1, because the obligation of store_{l_r_r_2} z 1 causes the most recent update of z and the update sets z to the value of r_1. The value of r_1 is 1, because the obligation of load_{l_r_r_2} r_1 x causes the most recent update of r_1 and the update sets r_1 to the value of x. The value of x is 1, because the obligation of store_{l_r_r_2} x 1 causes the most recent update of x and the update sets x to 1. Third, the obligation of load_{l_r_r_2} r_3 z reads 1 into r_3. The value of r_3 is 1, because the obligation of load_{l_r_r_2} r_3 y causes the most recent update of r_3 and the update sets r_3 to the value of r_2. The value of r_2 is 1, because the obligation of load_{l_r_r_2} r_2 y causes the most recent update of r_2 and the update sets r_2 to the value of y. The value of y is 1. Consequently, the obligations of store_{14} y 0 and load_{15} r_2 y and load_{16} r_1 x are fulfilled. In the order given by t, the obligations of load_{15} r_2 y and load_{16} r_1 x are fulfilled. After t, all obligations of load_{l_r_r_2} r_2 y causes the last update of r_2 and the update sets r_2 to the value of y. The value of y is 1, because the obligation of store_{l_r_r_2} y 1 causes the most recent update of y and the update sets y to 1. Second, the obligation of load_{l_r_r_2} r_3 z causes the last update of r_3 and the update sets r_3 to the value of z. The value of z is 1, because the obligation of store_{l_r_r_2} z 1 causes the most recent update of z and the update sets z to the value of r_1. The value of r_1 is 1, because the obligation of load_{l_r_r_2} r_1 x causes the most recent update of r_1 and the update sets r_1 to the value of x. The value of x is 1, because the obligation of store_{l_r_r_2} x 1 causes the most recent update of x and the update sets x to 1. Third, the obligation of load_{l_r_r_2} r_3 z reads 1 into r_3. Third, the obligation of load_{l_r_r_2} r_3 z and load_{l_r_r_2} r_3 y causes the most recent update of r_3 and the update sets r_3 to the value of r_2. The value of r_2 is 1, because the obligation of load_{l_r_r_2} r_2 y causes the most recent update of r_2 and the update sets r_2 to the value of y. The value of y is 1. Consequently, the obligations of load_{l_r_r_2} r_2 y and load_{l_r_r_2} r_3 z are fulfilled after t.

We choose an initial memory mem_1 with mem_1(x) = 0 for all x \in X \setminus \{h\} and mem_1(h) = 5. The final value of l is 5, because the obligation of store_{l_r_r_2} y 1 causes an update of l to the value of r_3. The value of r_3 is 5, because the obligation of load_{l_r_r_2} r_3 z causes an update of r_3 to the value of h. The value of h is 5, there is no update of h in the program and the initial value of h is 5, i.e. mem_1'(h) = 5, according to the initial memory that we have chosen. The obligation of load_{l_r_r_2} r_5 h must be fulfilled before the obligation of store_{l_r_r_2} r_5 h, because both obligations are caused by the same thread and access r_5.

We now show that there is an initial memory mem_1' with mem_1' = \_L mem_1' for which 5 is not a possible final value for l. We choose an initial value mem_1' with mem_1'(x) = 0 for all x \in X. From the definition of Low-equality we know that mem_1' = \_L mem_1', because mem_1'(x) = mem_1'(x) for all x \in X \setminus \{h\} and lev(h) = \text{High}. For the initial memory mem_1' the final value of l must be \{0, 1\}, because the initial value of all variables is 0, all constants that appear in the program are either 0 or 1, and the only computation, i.e. and has \{0, 1\} as range of values. Consequently, the final value of l cannot be 5. Hence, mem_2(l) \neq 5 = mem_2'(l) holds for all final memories mem_2' that are reachable from mem_1'.

This means that there is no final memory reachable from mem_1' that is \text{Low}-equal to mem_2. Consequently, the program c_2 does not satisfy MM-Noninterference, if \gamma_2(MM) holds.
Lemma 16. The following proposition holds for the domain assignment $\text{lev}$ with $\text{lev}(h)$ and $\text{lev}(x) = \text{Low}$ for all $x \in X \setminus \{h\}$: 

$$\delta_2(\text{MM}) \iff c_2 \in \text{NI}_M.$$ 

Proof: Only $\text{load}_1$ in the then-branch of if$_9$ reads a High-variable. The then-branch of if$_9$ is dead code. Since the only instruction that reads a High-variable is dead code, the program $c_2$ satisfies MM-noninterference. In the following we present the arguments in detail.

The instruction $\text{load}_1$ is dead code, because it is in the then-branch of if$_{10}$ to and the value of $r_4$ of the spawned thread is always 0. The value of $r_4$ is always 0, because it is initialized with 0, only the obligation of and$_0$ $r_4$ to $r_3$ causes an update of $r_4$ and the update sets $r_4$ to 0. The update caused by the obligation of and$_0$ $r_4$ to $r_3$ sets $r_4$ to 0, because the value of either $r_2$ or $r_3$ is 0 in all possible sequences for fulfilling obligations when executing and$_0$.

We now show that the value of either $r_2$ or $r_3$ is always 0 in all possible sequences for fulfilling obligations. All possible sequences for fulfilling obligations up to (inclusive) the obligation of spawn$_4$ have the same effect on the global state, because each of the obligations of store$_1$ x 1, store$_2$ y 1 and store$_3$ z 0 causes an update of a different variable, and the obligations of all three instructions must be fulfilled before the obligation of spawn$_4$. Only two events can be fulfilled directly after the event of spawn$_4$: The obligation of either store$_5$ x 0 or store$_{14}$ y 0 must be fulfilled directly after the obligation of spawn$_4$. This is due to the fact that these two instructions belong to different threads and the obligations of their subsequent instructions cannot be fulfilled before the obligations of these two instructions. The subsequent instruction of store$_{15}$ 0 may be fence$_0$ and ob $\in F_e$ holds for the obligation ob of fence$_0$. Since $\delta_2(\text{MM})$ holds, next$_{ob}$ cannot hold for the obligation of fence$_0$, because isWrite holds for the obligation of store$_1$ x 0. The subsequent instruction of store$_{14}$ y 0 is load$_{15}$ r$_2$ y and isRead holds for the obligation of load$_{15}$ r$_2$ y. Since $\delta_2(\text{MM})$ holds, next$_{y}$ cannot hold for the obligation of load$_{15}$ r$_2$ y, because isWrite holds for the obligation of store$_{14}$ y 0 and both obligations access the same variable, i.e. y. We distinguish two cases. In the first case, the obligation of store$_{14}$ y 0 is fulfilled directly after the obligation of spawn$_4$. In the second case, the obligation of store$_{14}$ y 0 is fulfilled directly after the obligation of spawn$_4$.

Case (store$_{14}$ x 0):

In this case, the value of register $r_3$ is always 0, because the register $r_3$ is initialized with 0 and the only update of $r_3$ is load$_8$ r$_3$ z. The obligation of load$_8$ r$_3$ z always causes an update of $r_4$ to 0. We now show why this holds: The only remaining updates of $z$ after fulfilling the obligation of spawn$_4$ is store$_{17}$ z r$_1$. We distinguish two cases based on the order in which the obligations of load$_8$ r$_3$ z and store$_{17}$ z r$_1$ are fulfilled.

Case (load$_8$ r$_3$ z before store$_{17}$ z r$_1$):

In this case, the obligation of load$_8$ r$_3$ z is specialized with the value of $z$ from the obligation of store$_3$ z 0, because the obligation of store$_3$ z 0 must be fulfilled before the obligation of spawn$_4$ while the obligation of load$_8$ r$_3$ z must be fulfilled after the obligation of spawn$_4$ and the only other obligation that causes an update of $z$, i.e. the obligation of store$_{17}$ z r$_1$, is fulfilled after the obligation of load$_8$ r$_3$ z due to the assumption of this case. Thus the obligation of load$_8$ r$_3$ z causes an update of $r_3$ to 0 in this case.

Case (load$_8$ r$_3$ z after store$_{17}$ z r$_1$):

In this case, the obligation of load$_8$ r$_3$ z is specialized with the value of $z$ from the obligation of store$_{17}$ z r$_1$, because the only other obligation that causes an update of $z$, i.e. the obligation of store$_3$ z 0, must be fulfilled before the obligation of spawn$_4$ while the obligation of store$_{17}$ z r$_1$ must be fulfilled after the obligation of spawn$_4$ and the obligation of store$_{17}$ z r$_1$ is fulfilled before the obligation of load$_8$ r$_3$ z due to the assumption of this case. The obligation of load$_8$ r$_3$ z causes an update of r$_3$ to 0 in this case.

Case (store$_{14}$ y 0):

In this case, the value of register $r_2$ is always 0, because the register $r_2$ is initialized with 0 and the only update of $r_2$ is load$_7$ r$_2$ y. The obligation of load$_7$ r$_2$ y causes an update of $r_2$ to the value of $y$. The value of $y$ is 0, because the obligation of store$_{14}$ y 0 causes the most recent update of $y$ and the update sets $y$ to 0. The obligation of store$_{14}$ y 0 causes the most recent update of $y$ for the obligation of load$_7$ r$_2$ y, because only the obligation of store$_y$ 1 causes a further update of $y$, the obligation of store$_y$ 1 must be fulfilled before the obligation of spawn$_4$ while the obligations of store$_{14}$ y 0 and load$_7$ r$_2$ y must be fulfilled after the obligation of spawn$_4$. 25
and the obligation of store\textsubscript{14} \ y \ 0 is fulfilled before the obligation of load\textsubscript{7} \ r_2 \ y due to the assumption of this case. Thus the obligation of load\textsubscript{7} \ r_2 \ y causes an update of r_2 to 0 in this case.

Since load\textsubscript{11} \ r_5 \ h is dead code and no other instruction reads a High-variable the program c^4_2 does not read information from High-variables in any program run. Consequently, the program c^4_2 satisfies MM-Noninterference, if δ_2(MM).

For easier reference we recall the definitions of c^3_3 and c^3_2 in Figure 3.

\begin{center}
\begin{tabular}{|l|}
\hline
\textbf{c^3_3 :=} \\
\text{store}_1 \ x \ 1; \ text{store}_2 \ y \ 0; \ text{store}_3 \ l \ 0; \\
\text{spawn}_4(
\text{load}_5 \ r_2 \ y; \text{load}_6 \ r_1 \ x; \text{and}_7 \ r_3 \ r_1 \ r_2; \text{load}_8 \ r_4 \ h; \\
\text{if}_9 \ r_3 \then \text{if}_{10} \ r_4 \then \text{store}_11 \ 5 \ else \text{skip}_{12} \ fi; \\
\text{else if}_{13} \ r_4 \then \text{skip}_{14} \ else \text{store}_15 \ 5 \ fi); \\
\text{store}_{16} \ x \ 0; \text{store}_{17} \ y \ 1 \\
\hline
\end{tabular}
\end{center}

\begin{center}
\begin{tabular}{|l|}
\hline
\textbf{c^3_2 :=} \\
\text{store}_1 \ x \ 1; \ text{store}_2 \ y \ 0; \\
\text{spawn}_4(
\text{load}_4 \ r_2 \ y; \text{load}_5 \ r_1 \ x; \text{and}_6 \ r_3 \ r_1 \ r_2; \\
\text{if}_7 \ r_3 \then \text{load}_6 \ r_4 \ h; \text{store}_9 \ l \ r_4 \else \text{skip}_{10} \ fi); \\
\text{store}_{11} \ x \ 0; \text{store}_{12} \ y \ 1 \\
\hline
\end{tabular}
\end{center}

Figure 3. Programs for Lemmas 17, 18, 19, 20 (Lemma 3 in the article)

\textbf{Lemma 17.} The following proposition holds for the domain assignment lev with lev(h) and lev(x) = Low for all \( x \in X \setminus \{h\} \):

\[ \gamma_3(MM) \implies c^3_3 \in NI_{MM}. \]

\textbf{Proof:} Only the final value of Low-variable \( l \) can depend on the initial value of a High-variable, because the only other variables that are updated are the variables \( x \) and \( y \), and the final values of \( x \) and \( y \) are definitely 0 and 1, respectively. Independent of the initial memory, and in particular independent of the initial value of \( h \), the final value of \( l \) can be either 0 or 5. Consequently, the program \( c^3_3 \) satisfies MM-Noninterference. In the following we present the arguments in detail.

The final values of \( x \) and \( y \) are definitely 0 and 1, respectively, because the obligations of store\textsubscript{16} \ x \ 0 and store\textsubscript{17} \ y \ 1 cause the last updates of \( x \) and \( y \), and these updates set \( x \) and \( y \) to 0 and 1, respectively. The obligations of store\textsubscript{16} \ x \ 0 and store\textsubscript{17} \ y \ 1 cause the last updates of \( x \) and \( y \), because only the obligations of store\textsubscript{1} \ x \ 1 and store\textsubscript{2} \ y \ 0 cause further updates of \( x \) and \( y \), and the obligations of store\textsubscript{3} \ 1 \ x \ 1 and store\textsubscript{2} \ y \ 0 must be fulfilled before the obligation of spawn\textsubscript{4} while the obligations of store\textsubscript{16} \ x \ 0 and store\textsubscript{17} \ y \ 1 must be fulfilled after the event of spawn\textsubscript{4}.

The final value of \( h \) is in \( [0, 5] \), because the obligation of store\textsubscript{3} \ 1 \ 0 is definitely fulfilled in every program run and the only other updates of \( l \) are store\textsubscript{11} \ 1 \ 5 and store\textsubscript{15} \ 1 \ 5.

We show that the final value of \( l \) can always be 0. Let \( mem_4 \) be arbitrary. We distinguish two cases based on the initial value of \( h \).

\textbf{Case (Initial value of \( h \) equals 0):}

Let \( t = 1, 2, 3, 4, 17, 5, 6, 7, 8, 16 \) be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by \( t \), because of four reasons. First, all obligations, except the obligations of store\textsubscript{17} \ y \ 1 and store\textsubscript{16} \ x \ 0 are fulfilled in the order in which their instructions are executed. Second, \( \gamma_3(MM) \) holds and therefore \( \phi_{\text{MM}} \in \Phi \) for MM. The obligation ob of store\textsubscript{16} \ x \ 0 may be fulfilled after the obligation ob of store\textsubscript{17} \ y \ 1 due to \( \phi_{\text{MM}}, \) because is\textsubscript{Write}(ob) evaluates to true, is\textsubscript{Write}(ob') evaluates to true, sinks(ob) \( \cap \) sinks(ob') = \( \emptyset \) holds. Third, the then-branch of if\textsubscript{9} is taken, and, fourth, the else-branch of if\textsubscript{10} is taken.

The then-branch of if\textsubscript{9} \ r_3 \ is taken, because \( r_3 \) is 1 when executing if\textsubscript{9}. The value of \( r_3 \) is 1, because the obligation of and\textsubscript{7} \ r_3 \ r_1 \ r_2 causes the most recent update of \( r_3 \) and the value of \( r_1 \) and \( r_2 \) is 1 when executing and\textsubscript{7} \ r_3 \ r_1 \ r_2.

The value of \( r_1 \) is 1, because the obligation of load\textsubscript{8} \ r_1 \ x causes the most recent update of \( r_1 \), and the update sets \( r_1 \) to the value of \( x \). The value of \( x \) is 1, because the obligation of store\textsubscript{17} \ y \ 1 causes the most recent update of \( x \) and the update sets \( x \) to 1. The value of \( r_2 \) is 1, because the obligation of load\textsubscript{5} \ r_2 \ y causes the most recent update, and the update sets \( r_2 \) to the value of \( y \). The value of \( y \) is 1, because the obligation of store\textsubscript{17} \ y \ 1 causes the most recent update of \( y \) and the update sets \( y \) to 1.

The else-branch of if\textsubscript{10} \ r_4 \ is taken, because \( r_4 \) is 0 when executing if\textsubscript{10}. The value of \( r_4 \) is 0, because the obligation of load\textsubscript{4} \ r_4 \ h causes the most recent update of \( r_4 \), and the update sets \( r_4 \) to the value of \( h \). The value of \( h \) is 0, because there is no update of \( h \) in the program and the initial value of \( h \) is 0 by assumption of this case.

Since the else-branch of if\textsubscript{10} is taken, the only obligation causing an update of \( l \) is the obligation of store\textsubscript{3} \ 1 \ 0. Thus the final value of \( l \) is 0.

\textbf{Case (Initial value of \( h \) does not equal 0):}

Let \( t = 1, 2, 3, 4, 5, 6, 7, 8, 16, 17 \) be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by \( t \), because of three reasons. First, all obligations
are processed in the order in which their instructions are executed. Second, the else-branch of if9 is taken and, third, the then-branch of if13 is taken.

The else-branch of if9 r3 is taken, because r3 is 0 when executing if9. The value of r3 is 0, because the obligation of \texttt{and\_t} r3 r1 r2 causes the most recent update of r3, and the value of r2 is 0 when executing \texttt{and\_t} r3 r1 r2. The value of r2 is 0, because the obligation of \texttt{load\_y} r2 y causes the most recent update of r2, and the update sets r2 to the value of y. The value of y is 0, because the obligation of \texttt{store\_y} y 0 causes the most recent update of y, and the update sets y to 0.

The then-branch of if13 r4 is taken, because r4 is not 0 when executing if13. The value of r4 is not 0, because the obligation of \texttt{load\_h} r4 h causes the most recent update of r4, and the update sets r4 to the value of h. The value of h is not 0, because there is no update of h in the program and the initial value of h is different from 0 by assumption of this case.

Since the then-branch of if13 is taken the only obligation causing and update of l is the obligation of \texttt{store\_l} l 0. Thus the final value of l is 0.

We show that the final value of l can always be 5. Let \texttt{mem\_l} be arbitrary. We distinguish two cases based on the initial value of h.

Case (Initial value of h equals 0):

Let t = 1, 2, 3, 4, 5, 6, 7, 8, 15, 16. Let l 5 be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by t, because of three reasons. First, all obligations are fulfilled in the order in which their instructions are executed. Second, the else-branch of if9 is taken and, third, the else-branch of if13 is taken.

The else-branch of if9 r3 is taken, because r3 is 0 when executing if9. The value of r3 is 0, because the obligation of \texttt{and\_t} r3 r1 r2 causes the most recent update of r3, and the value of r2 is 0 when executing \texttt{and\_t} r3 r1 r2. The value of r2 is 0, because the obligation of \texttt{load\_y} r2 y causes the most recent update of r2, and the update sets r2 to the value of y. The value of y is 0, because the obligation of \texttt{store\_y} y 0 causes the most recent update of y, and the update sets y to 0.

The then-branch of if13 r4 is taken, because r4 is 0 when executing if13. The value of r4 is 0, because the obligation of \texttt{load\_h} r4 h causes the most recent update of r4, and the update sets r4 to the value of h. The value of h is 0, because there is no update of h in the program and the initial value of h is 0 by assumption of this case.

Since the else-branch of if13 is taken the obligation of \texttt{store\_l} l 5 is fulfilled as the last update of l. Thus the final value of l is 5.

Case (Initial value of h does not equal 0):

Let t = 1, 2, 3, 4, 17, 5, 6, 7, 8, 11, 16. Let l 5 be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these numbers as identifiers in the order given by t, because of four reasons. First, all obligations, except the obligations of \texttt{store\_l} y 1 and \texttt{store\_l} x 0, are fulfilled in the order in which their instructions are executed. Second, \gamma_3(MM) holds and therefore \phi_{\text{WW}} \in \Phi for MM. The obligation ob of \texttt{store\_l} x 0 may be fulfilled after the obligation ob' of \texttt{store\_l} y 1 due to \phi_{\text{WW}}, because isWrite(ob) evaluates to true, isWrite(ob') evaluates to true, sinks(ob) \cap sinks(ob') = \emptyset holds. Third, the then-branch of if9 is taken, and, fourth, the then-branch of if10 is taken.

The then-branch of if9 r3 is taken, because r3 is 1 when executing if9. The value of r3 is 1, because the obligation of \texttt{and\_t} r3 r1 r2 causes the most recent update of r3 and the value of r1 and r2 is 1 when executing \texttt{and\_t} r3 r1 r2. The value of r1 is 1, because the obligation of \texttt{load\_x} r1 x causes the most recent update of r1, and the update sets r1 to the value of x. The value of x is 1, because the obligation of \texttt{store\_x} x 1 causes the most recent update of x and the update sets x to 1. The value of r2 is 1, because the obligation of \texttt{load\_y} r2 y causes the most recent update of r2, and the update sets r2 to the value of y. The value of y is 1, because the obligation of \texttt{store\_y} y 1 causes the most recent update of y and the update sets y to 1.

The then-branch of if10 r4 is taken, because r4 is not 0 when executing if10. The value of r4 is not 0, because the obligation of \texttt{load\_h} r4 h causes the most recent update of r4, and the update sets r4 to the value of h. The value of h is not 0, because there is no update of h in the program and the initial value of h is different from 0 by assumption of this case.

Since the then-branch of if10 is taken the obligation of \texttt{store\_l} l 5 is fulfilled as the last update of l. Thus the final value of l is 5.

That means independent of the initial value of the High-variable h, the final values of x and y respectively are 0 and 1, and the final value of l can be either 0 or 5, and the values of all other variables remain unchanged. Hence, for all pairs of Low-equal initial memories Low-equal final memories are reachable. Consequently, the program c^+_3 satisfies MM-Noninterference, if \gamma_3(MM).

\textbf{Lemma 18.} The following proposition holds for the domain assignment lev with lev(h) and lev(x) = Low for all x \in X\{h\}: \delta_3(MM) \Rightarrow c^+_3 \notin NI_{MM}.

\textbf{Proof:} The final value of the Low-variable l can only be 5 if the initial value of the High-variable h is 0, because \texttt{store\_l} l 0

27


definitely updates $l$ to 0 and there are only two instructions that can update $l$ to 5. The two instructions are $\text{store}_{11} \; 15 \; 5$. The instruction $\text{store}_{11} \; 15 \; 5$ is in the then-branch of $i_{15}$. The then-branch of $i_{15}$ is dead code. The instruction $\text{store}_{15} \; 15 \; 5$ is in the else-branch of $i_{13}$. The else-branch of $i_{13}$ is only reachable if the initial value of $h$ is 0. Thus the program does not satisfy $\text{MM}$-Noninterference. In the following we present the arguments in detail.

The else-branch of $i_{13}$ is only reachable if the initial value of $h$ is 0, because the obligation of $\text{load}_8 \; 13 \; h$ is fulfilled before $i_{13}$ is executed, the obligation of $\text{load}_8 \; 13 \; h$ causes an update of $r_4$ to the initial value of $h$, and there is no other update of $r_5$. The obligation of $\text{load}_8 \; 14 \; h$ causes an update of $r_4$ to the initial value of $h$, because there is no update of $h$ in the program.

The then-branch of $i_{15}$ is dead code, because the value of $r_3$ is always 0. The value of $r_3$ is always 0, because $r_3$ is initialized with 0 and only the obligation of $\text{and}_7 \; 11 \; 12 \; r_3 \; r_2 \; r_1$ causes an update of $r_3$. The obligation of $\text{and}_7 \; 11 \; 12 \; r_3 \; r_2 \; r_1$ always causes an update of $r_3$ to 0, because either $r_1$ or $r_2$ is always 0 when executing $\text{and}_7$. This is due to the fact that both registers are initialized with 0 and the obligations of $\text{load}_6 \; 11 \; x$ and $\text{load}_5 \; 12 \; y$ respectively cause an update of $x$ and $y$. At least one of the obligations causes an update of its respective register to 0. Which of the two obligations causes an update of its respective register to 0 depends on the obligation that is fulfilled directly after the obligation of $\text{spawn}_1$. Either the obligation of $\text{load}_5 \; 12 \; y$ or the obligation of $\text{store}_{16} \; 10 \; 0$ must be fulfilled directly after the obligation of $\text{spawn}_1$. This is due to the fact that these two instructions belong to different threads and the obligations of their subsequent instructions cannot be fulfilled before the obligations of these two instructions. The subsequent instruction of $\text{load}_5 \; 12 \; y$ is $\text{load}_6 \; 11 \; x$ and isRead holds for the obligation of $\text{load}_6 \; 11 \; x$. Since $\delta_3(\text{MM})$ holds, next$k$ cannot hold for the obligation of $\text{load}_6 \; 11 \; x$, because isRead also holds for the obligation of $\text{load}_5 \; 12 \; y$. The subsequent instruction of $\text{store}_{16} \; 10 \; 0$ is $\text{store}_{17} \; y \; 1$ and isWrite holds for the obligation of $\text{store}_{17} \; y \; 1$. Since $\delta_3(\text{MM})$ holds, next$k$ cannot hold for the obligation of $\text{store}_{17} \; y \; 1$, because isWrite also holds for the obligation of $\text{store}_{16} \; 0$.

We distinguish two cases based on the obligation that is fulfilled after the obligation of $\text{spawn}_4$ and show that either $r_1$ or $r_2$ is always 0.

Case ($\text{load}_5 \; 12 \; y$):
In this case, the value of $r_2$ is always 0, because $r_2$ is initialized with 0, only the obligation of $\text{load}_5 \; 12 \; y$ causes an update of $r_2$ and the update sets $r_2$ to the value of $y$. The value of $y$ is 0, because the obligation of $\text{store}_2 \; 10 \; 0$ causes the most recent update of $y$ and the update sets $y$ to 0. The obligation of $\text{store}_2 \; 10 \; 0$ causes the most recent update of $y$, because only the obligation of $\text{store}_{17} \; y \; 1$ causes a further update of $y$, the obligation of $\text{store}_2 \; 10 \; 0$ must be fulfilled before the obligation of $\text{spawn}_1$, while the obligations of $\text{load}_5 \; 12 \; y$ and $\text{store}_{17} \; y \; 1$ must be fulfilled after the obligation of $\text{spawn}_1$, and the obligation of $\text{load}_5 \; 12 \; y$ is fulfilled directly after the obligation of $\text{spawn}_1$ according to the assumption of this case.

Case ($\text{store}_{16} \; 10 \; 0$):
In this case, the value of $r_1$ is always 0, because $r_1$ is initialized with 0, only the obligation of $\text{load}_6 \; 11 \; x$ causes an update of $r_1$, and the update sets $r_1$ to the value of $x$. The value of $x$ is 0, because the obligation of $\text{store}_{16} \; 10 \; 0$ causes the most recent update of $x$ and the update sets $x$ to 0. The obligation of $\text{store}_{16} \; 10 \; 0$ causes the most recent update of $x$, because only the obligation of $\text{store}_1 \; 12 \; x$ causes a further update of $x$, the obligation of $\text{store}_1 \; 12 \; x$ must be fulfilled before the obligation of $\text{spawn}_1$, while the obligations of $\text{load}_6 \; 11 \; x$ and $\text{store}_{16} \; 10 \; 0$ must be fulfilled after the obligation of $\text{spawn}_1$, and the obligation of $\text{store}_{16} \; 10 \; 0$ is fulfilled directly after the obligation of $\text{spawn}_1$ according to the assumption of this case.

Based on these observations we construct a concrete counter example: We choose initial memories $\text{mem}_1$ and $\text{mem}_1'$ such that $\text{mem}_1(x) = 0$ for all $x \in X$, $\text{mem}_1'(x) = 0$ for all $x \in X \backslash \{h\}$ and $\text{mem}_1'(h) = 23$. The memories $\text{mem}_1$ and $\text{mem}_1'$ satisfy $\text{mem}_1 =_L \text{mem}_1'$, because $\text{mem}_1(x) = 0 = \text{mem}_1'(x)$ for all $x \in X \backslash \{h\}$ and $\text{lev}(h) = \text{High}$. From $\text{mem}_1$ a final memory $\text{mem}_2$ is reachable with $\text{mem}_2(l) = 5$, because the initial value of $h$ is 0. All final memories $\text{mem}_2'$ that are reachable from $\text{mem}_1'$ satisfy $\text{mem}_2'(l) \neq 5$, because the initial value of $h$ is 23 and not 0. Thus, for all final memories $\text{mem}_2'$ that are reachable from $\text{mem}_1'$, we have $\text{mem}_2 \neq_L \text{mem}_2'$, because $\text{mem}_2(l) = 5 \neq \text{mem}_2'(l)$ and $\text{lev}(l) = \text{Low}$.

Consequently, the program $c_3^*$ does not satisfy $\text{MM}$-Noninterference, if $\delta_3(\text{MM})$ holds.

**Lemma 19.** The following proposition holds for the domain assignment $\text{lev}$ with $\text{lev}(h) = \text{Low}$ for all $x \in X \backslash \{h\}$:

$$\gamma_3(\text{MM}) \implies c_3^* \not\in \mathcal{NI}_{\text{MM}}.$$  

**Proof:** The two instructions $\text{load}_8$ and $\text{store}_9$ in the then-branch of $i_{17}$ form a direct leak, because $\text{load}_8$ reads the value of the $\text{High}$-variable $h$ into $r_4$, and $\text{store}_9$ subsequently writes the value of $r_4$ into the $\text{Low}$-variable $l$. Due to this direct leak and the fact that this then-branch is reachable, the program $c_3^*$ does not satisfy $\text{MM}$-Noninterference. In the following we present the arguments in detail.

Let $t = 1, 2, 3, 12, 4, 5, 6, 11$ be a sequence of natural numbers. It is possible to fulfill the obligations of instructions with these natural numbers as identifiers up to reaching $i_{17}$ in the order given by $t$, because all obligations, except the obligations of $\text{store}_{11} \; y \; 1$ and $\text{store}_{12} \; y \; 1$, are fulfilled in the order in which their instructions are executed. Since $\gamma_3(\text{MM})$ holds, $\phi_{\text{NN}} \in \Phi$ for $\text{MM}$. Thus, the obligation $ob$ of $\text{store}_{11} \; x \; 0$ may be fulfilled after the obligation $ob'$ of $\text{store}_{12} \; y \; 1$ due to $\phi_{\text{NN}}$, because
isWrite(ob) evaluates to true, isWrite(ob′) evaluates to true and sinks(ob) ∩ sinks(ob′) = ∅ holds. We will now argue why the instructions loadₜ and storeₜ will be executed and their obligations fulfilled after t.

The sequence t always leads to a register state regₜ with regₜ(t₁) = 1, regₜ(t₂) = 1 and regₜ(t₃) = 1, because of three reasons. First, the obligation of loadₜ, r₂ y causes the last update of r₂ and the update sets r₂ to the value of y. The value of y is 1, because the obligation of store₁ y 1 causes the most recent update of y and the update sets y to 1. Second, the obligation of loadₜ, r₁ x causes the last update of r₁ and the update sets r₁ to the value of x. The value of x is 1, because the obligation of store₀ x 1 x causes the most recent update of r₁ and the update sets x to 1. Third, the obligation of andₜ, r₃ r₁ r₂ causes the last update of r₃ and the update sets r₃ to 1, because the obligations of loadₜ, r₁ x and loadₜ, r₂ y respectively cause the most recent updates of r₁ and r₂ and both updates set their respective registers to 1 (as we have argued before). Consequently, the then-branch of ifₜ: r₃ is taken after t. This means that the instructions loadₜ, r₄ h and storeₜ, r₁ r₄ are executed and their obligations fulfilled after t.

We choose an initial memory mem₁ with mem₁(x) = 0 for all x ∈ X \ {h} and mem₁(h) = 5. The final value of l is 5, because only the obligation of store₁ l r₄ causes an update of l and the update sets l to the value of l. The update of r₄ is 5, because the obligation of loadₜ, r₁ h causes an update of r₁ and the update sets r₄ to the initial value of h. The update sets r₄ to the initial value of h, because no instruction in the program updates h. The initial value of h is 5, i.e. mem₁(h) = 5, according to the initial memory we have chosen. The obligation of loadₜ, r₄ h must be fulfilled before the obligation of storeₜ, r₁ r₄, because both obligations are caused by the same thread and access r₄.

We now show that there is an initial memory mem’₁ with mem’₁ = _L mem₁ for which 5 is not a possible final value for l. We choose an initial value mem’₁ with mem’₁(x) = 0 for all x ∈ X. From the definition of Low-equality we know that mem’₁ = _L mem₁, because mem₁(x) = mem’₁(x) for all x ∈ X \ {h} and lev(h) = High. For the initial memory mem’₁ the final value of l must be in {0, 1}, because the initial value of all variables is 0, all constants that appear in the program are either 0 or 1, and the only computation, i.e. and has {0, 1} as range of values. Consequently, the final value of l cannot be 5. Hence, mem’₁(l) = 5 = mem₁(l) holds for all final memories mem’₂ that are reachable from mem’₁.

This means that there is no final memory reachable from mem’₁ that is Low-equal to mem₂. Consequently, the program c₃ does not satisfy MM-Noninterference, if γ₃(MM) holds.

**Lemma 20.** The following proposition holds for the domain assignment lev with lev(h) and lev(x) = Low for all x ∈ X \ {h}:
\[ δ₃(MM) \iff c₃ ∈ NI_{MM}. \]

**Proof:** Only loadₜ in the then-branch of ifₜ reads a High-variable. The then-branch of ifₜ is dead code. Since the only instruction that reads a High-variable is dead code, the program c₃ satisfies MM-noninterference. In the following we present the arguments in detail.

The instruction loadₜ is dead code, because it is in the then-branch of ifₜ r₃ and the value of r₃ of the spawned thread is always 0. The value of r₃ is always 0, because it is initialized with 0 and only the obligation of andₜ, r₁ r₂ causes an update of r₃. The obligation of andₜ, r₃ r₂ causes an update of r₃ to 0, because the value of either r₁ or r₂ is always 0 in all possible sequences for fulfilling obligations.

We now show that the value of either r₁ or r₂ is always 0 in all possible sequences for fulfilling obligations. All possible sequences for fulfilling obligations up to (inclusively) the obligation of spawnₜ have the same effect on the global state, because each of the obligations of store₁ x 1 and store₂ y 0 causes an update of a different variable and both obligations must be fulfilled before the obligation of spawnₜ. Only two obligations can be fulfilled directly after the obligation of spawnₜ: The obligation of either loadₜ, r₂ y or store₁ x 0 must be fulfilled directly after the obligation of spawnₜ. This is due to the fact that these two instructions belong to different threads and the obligations of their subsequent instructions cannot be fulfilled before the obligations of these two instructions. The subsequent instruction of loadₜ, r₂ y is loadₜ, r₁ x and isRead holds for the obligation of loadₜ, r₁ x. Since δ₃(MM) holds, nextₜ cannot hold for the obligation of loadₜ, r₁ x, because isRead also holds for the obligation of loadₜ, r₂ y. The subsequent instruction of store₁ x 0 is store₁₂ y 1 and isWrite holds for the obligation of store₁₂ y 1. Since δ₃(MM) holds, nextₜ cannot hold for the obligation of store₁₂ y 1, because isWrite also holds for the obligation of store₁ x 0.

We distinguish two cases. In the first case, the obligation of loadₜ, r₂ y is fulfilled directly after the obligation of spawnₜ. In the second case, the obligation of store₁₁ x 0 is fulfilled directly after the obligation of spawnₜ.

Case (loadₜ, r₂ y):
In this case, the value of r₂ is always 0, because r₂ is initialized with 0, only the obligation of loadₜ, r₂ y causes an update of r₂, and the update sets r₂ to the value of y. The value of y is 0, because the obligation of store₂ y 0 causes the most recent update of y and the update sets y to 0. The obligation of store₂ y 0 causes the most recent update of y, because the obligation of store₂ y 0 must be fulfilled before the obligation of spawnₜ, while the obligation of loadₜ, r₂ y and store₁₁ x 0 must be fulfilled after the obligation of spawnₜ, and the obligation of loadₜ, r₂ y is fulfilled directly after the obligation of spawnₜ according to the assumption of this case.

Case (store₁₁ x 0):
In this case, the value of \( r_1 \) is always 0, because \( r_1 \) is initialized with 0, only the obligation of \( \text{load}_1 \) \( r_1 \ x \) causes an update of \( r_1 \), and the update sets \( r_1 \) to the value of \( x \). The value of \( x \) is 0, because the obligation of \( \text{store}_{11} \ x 0 \) causes the most recent update of \( x \), and the update sets \( x \) to 0. The obligation of \( \text{store}_{11} \ x 0 \) causes the most recent update of \( x \), because the obligation of \( \text{store}_{11} \ x 0 \) must be fulfilled before the obligation of \( \text{spawn}_1 \) while the obligations of \( \text{load}_1 \) \( r_1 \ x \) and \( \text{store}_{11} \ x 0 \) must be fulfilled after the obligation of \( \text{spawn}_1 \), and the obligation of \( \text{store}_{11} \ x 0 \) is fulfilled directly after the obligation of \( \text{spawn}_1 \) according to the assumption in this case.

Since \( \text{loads}_1 \implies \text{r}_1 \) is dead code and no other instruction reads a High-variable the program does not read information from High-variables in any program run. Consequently, the program \( \text{c}_3 \) satisfies MM-Noninterference, if \( \delta_3(\text{MM}) \) holds.

For easier reference we recall Theorem 1 from the article:

**Theorem 1.** Noninterference under MM does not imply noninterference under MM, for each pair of distinct memory models \( MM, MM' \in \{ \text{SC, IBM370, TSO, PSO} \} \).

**Proof:** This follows from Lemmas 4, 5, 6 and 7 that show which of the discriminating conditions from \( \delta_l \) and \( \gamma_l \) with \( l \in \{1, 2, 3\} \) each of the memory models satisfy and Lemmas 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 and 20 that provide concrete counter examples against each implication.

### C. Proofs for Program Typing

In this section we recall the transforming type system from the article and introduce a type-check system that we use to back the soundness proof of our transformation. We show that a program that is transformed with our transforming type system results in a program that is typeable with the type-check system. The transforming type system from the article is recalled in Figure 4. The type-check system is defined in Figure 5. Note that the rules [CSQ], [CFN], [CLC], [CLX], [COP], [CST], [CSP], [SCQ], [CSIL], [CHI] and [CWH] for type-checking have the same preconditions like the transformation rules [SK], [FN], [LC], [OP], [ST], [SP], [SQ], [IL], [HI] and [WH]. There is no corresponding rule for the transformation rule [IT], because this is the rule that inserts the fences in our transformation. There are additional rules and for type-checking the terminated instruction \( \epsilon \) without any constraints, for typing an instruction with a lower final path-type if it is type-checkable with a higher final path-type, for type-checking a list of obligations to check that all obligations adhere to the information-flow policy and to check whether the path-type constitutes a lower bound on the security level of variables and registers that will be updated due to obligations in the path.

The following lemma shows that a program that is obtained with the transformation (Figure 4) is typeable with the type-check system (Figure 5).

**Lemma 21 (Transformed Programs can be Typechecked).** If \( \text{pc}, \text{pt} \vdash \text{lev} c \circ (\text{pt'}, c') \) is derivable, then \( \text{pc}, \text{pt} \vdash \text{lev} c' \circ (\text{pt'}) \) is derivable.
ARGUMENT. DERIVATION LENGTH OF $pc$ FOR IF $1$ AND ST A DERIVATION LENGTH OF $High$.

Case (LC): For the induction base let the derivation length of $r \iota$ be $1$. From the rules [SK], [FN], [LC], [LX], [OP] and [ST] a derivation length of 1 is possible. We distinguish these cases.

Case (SK): From the assumption of this case we get by the rule [SK] that $c = c' = skip$, and $pt' = pt$. From $c' = skip$ we get by the rule [CSK] that $pc, pt \vdash \text{lev} c' \circ (pt)$. The detailed argument works as follows.

Let $lev$, $pc$, $pt$, $c$, $c'$ and $pt'$ be arbitrary such that $pc, pt \vdash \text{lev} c \circ (pt', c')$ is derivable. We show by an induction on the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ that $pc, pt \vdash \text{lev} c' \circ (pt')$ is derivable.

For the induction base let the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ be 1. Only with the rules [SK], [FN], [LC], [LX], [OP] and [ST] a derivation length of 1 is possible. We distinguish these cases.

Case (SK): From the assumption of this case we get by the rule [SK] that $c = c' = skip$, and $pt' = pt$. From $c' = skip$ we get by the rule [CSK] that $pc, pt \vdash \text{lev} c' \circ (pt)$. The detailed argument works as follows.

Let $lev$, $pc$, $pt$, $c$, $c'$ and $pt'$ be arbitrary such that $pc, pt \vdash \text{lev} c \circ (pt', c')$ is derivable. We show by an induction on the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ that $pc, pt \vdash \text{lev} c' \circ (pt')$ is derivable.

For the induction base let the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ be 1. Only with the rules [SK], [FN], [LC], [LX], [OP] and [ST] a derivation length of 1 is possible. We distinguish these cases.

Case (SK): From the assumption of this case we get by the rule [SK] that $c = c' = skip$, and $pt' = pt$. From $c' = skip$ we get by the rule [CSK] that $pc, pt \vdash \text{lev} c' \circ (pt)$. The detailed argument works as follows.

Let $lev$, $pc$, $pt$, $c$, $c'$ and $pt'$ be arbitrary such that $pc, pt \vdash \text{lev} c \circ (pt', c')$ is derivable. We show by an induction on the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ that $pc, pt \vdash \text{lev} c' \circ (pt')$ is derivable.

For the induction base let the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ be 1. Only with the rules [SK], [FN], [LC], [LX], [OP] and [ST] a derivation length of 1 is possible. We distinguish these cases.

Case (SK): From the assumption of this case we get by the rule [SK] that $c = c' = skip$, and $pt' = pt$. From $c' = skip$ we get by the rule [CSK] that $pc, pt \vdash \text{lev} c' \circ (pt)$. The detailed argument works as follows.

Let $lev$, $pc$, $pt$, $c$, $c'$ and $pt'$ be arbitrary such that $pc, pt \vdash \text{lev} c \circ (pt', c')$ is derivable. We show by an induction on the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ that $pc, pt \vdash \text{lev} c' \circ (pt')$ is derivable.

For the induction base let the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ be 1. Only with the rules [SK], [FN], [LC], [LX], [OP] and [ST] a derivation length of 1 is possible. We distinguish these cases.

Case (SK): From the assumption of this case we get by the rule [SK] that $c = c' = skip$, and $pt' = pt$. From $c' = skip$ we get by the rule [CSK] that $pc, pt \vdash \text{lev} c' \circ (pt)$. The detailed argument works as follows.

Let $lev$, $pc$, $pt$, $c$, $c'$ and $pt'$ be arbitrary such that $pc, pt \vdash \text{lev} c \circ (pt', c')$ is derivable. We show by an induction on the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ that $pc, pt \vdash \text{lev} c' \circ (pt')$ is derivable.

For the induction base let the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ be 1. Only with the rules [SK], [FN], [LC], [LX], [OP] and [ST] a derivation length of 1 is possible. We distinguish these cases.

Case (SK): From the assumption of this case we get by the rule [SK] that $c = c' = skip$, and $pt' = pt$. From $c' = skip$ we get by the rule [CSK] that $pc, pt \vdash \text{lev} c' \circ (pt)$. The detailed argument works as follows.

Let $lev$, $pc$, $pt$, $c$, $c'$ and $pt'$ be arbitrary such that $pc, pt \vdash \text{lev} c \circ (pt', c')$ is derivable. We show by an induction on the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ that $pc, pt \vdash \text{lev} c' \circ (pt')$ is derivable.

For the induction base let the derivation length of $pc, pt \vdash \text{lev} c \circ (pt', c')$ be 1. Only with the rules [SK], [FN], [LC], [LX], [OP] and [ST] a derivation length of 1 is possible. We distinguish these cases.

Case (SK): From the assumption of this case we get by the rule [SK] that $c = c' = skip$, and $pt' = pt$. From $c' = skip$ we get by the rule [CSK] that $pc, pt \vdash \text{lev} c' \circ (pt)$. The detailed argument works as follows.
and \(pt' = pt \sqcap \text{lev}(r)\). From \(c' = \text{load}, r, x, x \in X\) and \(\text{lev}(x) \sqcup pc \subseteq \text{lev}(r)\) we get by the rule [CLX] that \(pc, pt \vdash_{\text{lev}} c' \circ (pt \sqcap \text{lev}(r))\) is derivable.

Case ([IOP]):

From the assumption of this case we get by the rule [OP] that \(c = c' = op, r_1, r_2, r_3, op \in \{\text{and}, \text{eq}\}, \text{lev}(r_2) \sqcup \text{lev}(r_3) \sqcup pc \subseteq \text{lev}(r_1)\) and \(pt' = pt \sqcap \text{lev}(r_1)\). From \(c = c' = op, r_1, r_2, r_3, op \in \{\text{and}, \text{eq}\}\) and \(\text{lev}(r_2) \sqcup \text{lev}(r_3) \sqcup pc \subseteq \text{lev}(r_1)\) we get by the rule [COP] that \(pc, pt \vdash_{\text{lev}} c' \circ (pt \sqcap \text{lev}(r_1))\) is derivable.

Case ([IST]):

From the assumption of this case we get by the rule [ST] that \(c = c' = \text{store}, x, r, \text{lev}(r) \cup pc \subseteq \text{lev}(x)\) and \(pt' = pt \sqcap \text{lev}(x)\). From \(c' = \text{store}, x, r, \text{lev}(r) \cup pc \subseteq \text{lev}(x)\) we get by the rule [CST] that \(pc, pt \vdash_{\text{lev}} c' \circ (pt \sqcap \text{lev}(x))\) is derivable.

As induction hypothesis we assume that \(pc, pt \vdash_{\text{lev}} c' \circ (pt', c'')\) implies that \(pc, pt \vdash_{\text{lev}} c' \circ (pt', c'')\) is derivable for all \(pc, pt \vdash_{\text{lev}} c' \circ (pt', c'')\) with an arbitrary derivation length \(n \geq 1\).

For the induction step let \(\text{lev}, pc, pt, c, c'\) and \(pt'\) be arbitrary such that \(pc, pt \vdash_{\text{lev}} c' \circ (pt', c')\) is derivable in \(n' = n + 1\) steps. From \(n \geq 1\) and \(n' = n + 1\) we get \(n' \geq 2\). Only with the rules [SP], [IL], [IH], [IT], [WH] and [SQ] a derivation length of \(n' \geq 2\) is possible. We distinguish these cases.

Case ([SP]):

From the assumption of this case we get by the rule [SP] that \(c = \text{spawn}, c', c' = \text{spawn}, c'', pc = \text{Low}, pt' = \text{Low}, \) and \(pc, pt'' \vdash_{\text{lev}} c'' \circ (pt', c'')\).

From \(pc, pt'' \vdash_{\text{lev}} c'' \circ (pt', c'')\) and the fact that the derivation length of \(pc, pt'' \vdash_{\text{lev}} c'' \circ (pt', c'')\) is \(n' - 1 = n\) we get by the induction hypothesis that \(pc, pt'' \vdash_{\text{lev}} c'' \circ (pt', c'')\) is derivable.

From \(c' = \text{spawn}, c'', pc = \text{Low}, pt' = \text{Low}\) and \(pc, pt'' \vdash_{\text{lev}} c'' \circ (pt')\) we get by the rule [CSP] that \(Low, pt \vdash_{\text{lev}} c' \circ (Low)\) is derivable.

Case ([IL]):

From the assumption of this case we get by the rule [IL] that \(\text{lev}(r) = \text{Low}, c = \text{if}, r\) then \(c_1\) else \(c_2\), \(c' = \text{if}, r\) then \(c'_1\) else \(c'_2\), \(c'' = \text{if}, r\) then \(c''_1\) else \(c''_2\), \(pt' = pt'' \sqcap pt'\), \(pc, pt \vdash_{\text{lev}} c_1 \circ (pt', c'_1)\) and \(pc, pt \vdash_{\text{lev}} c_2 \circ (pt'', c''_2)\).

From \(pc, pt \vdash_{\text{lev}} c_1 \circ (pt', c'_1)\), \(pc, pt \vdash_{\text{lev}} c_2 \circ (pt'', c''_2)\) and the fact that the derivation length of these two judgments is at most \(n' - 1 = n\) we get by the induction hypothesis that \(pc, pt \vdash_{\text{lev}} c_1 \circ (pt')\) and \(pc, pt \vdash_{\text{lev}} c_2 \circ (pt'')\) is derivable.

From \(c' = \text{if}, r\) then \(c'_1\) else \(c'_2\), \(\text{lev}(r) = \text{Low}, pt' = pt'' \sqcap pt'\), \(pc, pt \vdash_{\text{lev}} c'_1 \circ (pt')\) and \(pc, pt \vdash_{\text{lev}} c'_2 \circ (pt'')\) we get by the rule [CSP] that \(pc, pt \vdash_{\text{lev}} c' \circ (pt' \sqcap pt'')\) is derivable.

Case ([IH]):

From the assumption of this case we get by the rule [IH] that \(\text{lev}(r) = \text{High}, c = \text{if}, r\) then \(c_1\) else \(c_2\), \(c' = \text{if}, r\) then \(c'_1\) else \(c'_2\), \(pt' = pt'' \sqcap pt'\), \(pc, pt \vdash_{\text{lev}} c_1 \circ (High, c'_1)\) and \(pc, pt \vdash_{\text{lev}} c_2 \circ (High, c'_2)\).

From \(pc, pt \vdash_{\text{lev}} c_1 \circ (High, c'_1)\), \(pc, pt \vdash_{\text{lev}} c_2 \circ (High, c'_2)\) and the fact that the derivation length of these two judgments is at most \(n' - 1 = n\) we get by the induction hypothesis that \(High, pt \vdash_{\text{lev}} c'_1 \circ (High)\) and \(High, pt \vdash_{\text{lev}} c'_2 \circ (High)\) is derivable.

From \(c' = \text{if}, r\) then \(c'_1\) else \(c'_2\), \(\text{lev}(r) = \text{pt} = \text{High}, pt' = \text{High}, \text{High}, pt \vdash_{\text{lev}} c'_1 \circ (High)\) and \(\text{High}, \text{High}, pt \vdash_{\text{lev}} c'_2 \circ (High)\) we get by the rule [CIL] that \(pc, pt \vdash_{\text{lev}} c' \circ (High)\) is derivable.

Case ([IT]):

From the assumption of this case we get by the rule [IT] that \(\text{lev}(r) = \text{High}, pt = \text{Low}, c = \text{if}, r\) then \(c_1\) else \(c_2\), \(c' = \text{fence}, c', r\) then \(c'_1\) else \(c'_2\), \(pt' = \text{High}, \text{High}, \text{High}, pt \vdash_{\text{lev}} c_1 \circ (High, c'_1)\) and \(\text{High}, \text{High}, pt \vdash_{\text{lev}} c_2 \circ (High, c'_2)\).

From \(pc, pt \vdash_{\text{lev}} c_1 \circ (High, c'_1)\), \(pc, pt \vdash_{\text{lev}} c_2 \circ (High, c'_2)\) and the fact that the derivation length of these two judgments is at most \(n' - 1 = n\) we get by the induction hypothesis that \(pc, pt \vdash_{\text{lev}} c'_1 \circ (High)\) and \(pc, pt \vdash_{\text{lev}} c'_2 \circ (High)\) is derivable.

From \(c' = \text{fence}, c', \text{lev}(r) = \text{pt} = \text{High}, pt' = \text{High}, pt \vdash_{\text{lev}} c'_1 \circ (High)\) and \(pc, pt \vdash_{\text{lev}} c'_2 \circ (High)\) we get by the rule [CIL] that \(pc, pt \vdash_{\text{lev}} c' \circ (High)\) is derivable.

Case ([WH]):

From the assumption of this case we get by the rule [WH] that \(c = \text{while}, r\) do \(c'' \circ od, c' = \text{while}, r\) do \(c'' \circ od, \text{lev}(r) = \text{Low}, pt' = pt \sqcap pt'\) and \(pc, \text{Low}, pt' \vdash_{\text{lev}} c'' \circ (pt'', c'')\)

From \(pc, \text{Low}, pt' \vdash_{\text{lev}} c'' \circ (pt'', c'')\) and the fact that the derivation length of these judgments is \(n' - 1 = n\) we get by the induction hypothesis that \(pc, \text{Low}, pt' \vdash_{\text{lev}} c'' \circ (pt'')\) is derivable.

From \(c' = \text{while}, r\) do \(c'' \circ od, \text{lev}(r) = \text{Low}, pt' = pt \sqcap pt'\) and \(pc, \text{Low}, pt' \vdash_{\text{lev}} c'' \circ (pt'')\) we get by the rule [CWH] that \(pc, pt \vdash_{\text{lev}} c' \circ (pt')\) is derivable.

Case ([SQ]):

From the assumption of this case we get by the rule [SQ] that \(c = c_1, c_2, c' = c'_1, c'_2, pc, pt \vdash_{\text{lev}} c_1 \circ (pt', c'_1)\) and \(pc, pt'' \vdash_{\text{lev}} c_2 \circ (pt', c'_2)\).
From \(pc, pt \vdash_{lev} c_1 \circ (pt', c_1')\) and \(pc, pt'' \vdash_{lev} c_2 \circ (pt', c_2')\) and the fact that the derivation length of these two judgments is at most \(n' - 1 = n\) we get by the induction hypothesis that \(pc, pt \vdash_{lev} c_1 \circ (pt')\) and \(pc, pt'' \vdash_{lev} c_2 \circ (pt')\) is derivable.

From \(c' = c_1'\); \(c', pc, pt \vdash_{lev} c_1' \circ (pt')\) and \(pc, pt'' \vdash_{lev} c_2' \circ (pt')\) we get by the rule [CSQ] that \(pc, pt \vdash_{lev} c' \circ (pt')\) is derivable.

The following lemma shows admissible subtypings for the program counter and the path-type.

**Lemma 22** (Subtyping). The following propositions hold:

1) \(pc, pt \vdash_{lev} c \circ (pt') \Rightarrow pc', pt \vdash_{lev} c \circ (pt')\) for \(pc, pc', pt, pt' \in \{Low, High\}\) with \(pc' \subseteq pc\) holds for all \(c \in \mathcal{C}\).

2) \(pt \vdash_{lev} obs \Rightarrow pt' \vdash_{lev} obs\) for \(pt, pt' \in \{Low, High\}\) with \(pt' \subseteq pt\) holds for all \(obs \in Ob^*\).

**Proof:**

1) This follows from the fact that all requirements that compare \(pc\) and \(pc'\) to another security domain require that \(pc\) and \(pc'\), respectively, are smaller or equal than the security domain to which it is compared.

2) This follows from the fact that all requirements that compare \(pt\) and \(pt'\) to another security domain require that \(pt\) and \(pt'\), respectively, are smaller or equal than the security domain to which it is compared.

The following lemma shows properties that hold for decomposing and composing lists of obligations.

**Lemma 23.** If \(pt_1 \vdash_{lev} obs_1\) and \(pt_2 \vdash_{lev} obs_2\) are derivable, then the following two propositions hold:

- \(pt_1 \vdash_{lev} obs_1 \setminus k\) for some \(k < |obs_1| - 1\) and some \(pt'_1 \in \{Low, High\}\), and
- \(pt_1 \otimes pt_2 \vdash_{lev} obs_1 : obs_2\).

**Proof:**

1) This follows from the fact that the typing of an obligation list iterates over the complete list and for each element in the list the same rule remains applicable after removing another element from the list.

2) This follows from the fact that the typing of an obligation list iterates over the complete list and condition 2 in Lemma 22.

The following lemma shows that an execution step of a High-typed instruction results in a High-typeable instruction again.

**Lemma 24.** If \(\langle c_1, pa_1, reg\rangle \rightarrow_i \langle c_2, pa_2\rangle\) and High, High \(\vdash_{lev} c_1 \circ (pt)\), then \(pt = \text{High}\) and High, High \(\vdash_{lev} c_2 \circ (High)\).

**Proof:** We prove this by an induction on the derivation length of \(\langle c_1, pa_1, reg\rangle \rightarrow_i \langle c_2, pa_2\rangle\).

Let \(c_1 \in \mathcal{C}, pa_1, pa_2 \in Pa, reg \in Reg\) and \(c_2 \in (\mathcal{C} \cup \{\epsilon\})\) be arbitrary such that \(\langle c_1, pa_1, reg\rangle \rightarrow_i \langle c_2, pa_2\rangle\) and High, High \(\vdash_{lev} c_1 \circ (pt)\).

By inspection of the calculus we see immediately that all rules that update the path type can only reduce the path type to Low if \(pc = \text{Low}\), but from the assumption of this lemma we have \(pc = \text{High}\). Hence, \(pt = \text{High}\).

The induction base are derivations with a length of 1. Derivations with length 1 are possible for all instructions that are not sequentially composed.

We distinguish two cases based on whether \(c_2 = \epsilon\) or \(c_2 \in \mathcal{C}\).

**Case \((c_2 = \epsilon)\):**

In this case we get from \(c_2 = \epsilon\) by rule [EM] that High, High \(\vdash_{lev} c_2 \circ (High)\).

**Case \((c_2 \in \mathcal{C})\):**

In this case we get from \(c_2 \in \mathcal{C}\) that \(c_2\) is either an if or a while. From High, High \(\vdash_{lev} c_1 \circ (High)\) we know that \(c_1\) cannot be a while. Hence, \(c_1 = \text{if}, \text{r then} c_e \text{else} c_f\).

From the rule [CIL] (in combination with typing rules that update the path using the same argument about \(pc\) as before) and [CILH] we get High, High \(\vdash_{lev} c \circ (High)\) for \(c \in \langle c_1, c_e\rangle\).

As induction hypothesis we assume that High, High \(\vdash_{lev} c \circ (pt)\) and \(pt = \text{High}\) holds for all derivations of \(\langle c_A, pa_1, reg\rangle \rightarrow_i \langle c_C, pa_2\rangle\) with an arbitrary length \(n\).

For the induction step let the derivation length of \(\langle c_1, pa_1, reg\rangle \rightarrow_i \langle c_2, pa_2\rangle\) be \(n' = n + 1\). From the semantics we know that derivations with a length greater than 1 are only possible with sequential composition.
From semantics of sequential composition we get that $c_1 = c_A; c_B$ and $(c_A, pa_1, reg) →_i (c_c, pa_2)$ is derivable with $n' - 1 = n$ steps. From $c_1 = c_A; c_B$ we get by [SQ] that $High, High ⊢_lev c_A ⊔ (pt)$ and $High, pt ⊢_lev c_B ⊔ (High)$. From this we get by the induction hypothesis that $High, High ⊢_lev c_C ⊔ (pt)$ and $pt = High$.

From semantics of sequential composition we also get $c_2 = c_B$ or $c_2 = c_C$: $c_B$. From $High, High ⊢_lev c_B ⊔ (High)$ and $High, High ⊢_lev c_C ⊔ (High)$ we get either directly or by rule [SQ] that $High, High ⊢_lev c_0 ⊔ (High)$.

The following lemma shows that executions steps of a typeable instruction with a typeable list of obligations result in typeable instructions and lists of obligations again.

**Lemma 25.** If $pc, pt ⊢_lev c ⊔ (pt')$ and $pt ⊢_lev pa_1$, and $(c, pa, reg) →_i (c', pa')$ are derivable for some $pc, pt, pt' ∈ \{Low, High\}$, then $pc, pt'' ⊢_lev c' ⊔ (pt'')$ and $pt'' ⊢_lev pa'_{1}$ are derivable for some $pt'', pt'' ∈ \{Low, High\}$.

**Proof:** Let $i ∈ I, pc, pt, pt' ∈ \{Low, High\}, c ∈ C, c' ∈ C ∪ \{ε\}$ and $pa, pa' ∈ Pa$ be arbitrary with $pc, pt ⊢_lev c ⊔ (pt')$ and $pt ⊢_lev pa_1$, and $(c, pa, reg) →_i (c', pa')$ for some $pc, pt, pt' ∈ \{Low, High\}$.

We prove that there is $pt'', pt'' ∈ \{Low, High\}$ such that $pc, pt'' ⊢_lev c' ⊔ (pt'')$ and $pt'' ⊢_lev pa'_{1}$ by an induction over the length of the derivation of $pc, pt ⊢_lev c ⊔ (pt')$. The induction base are derivations with a length of 1.

We make a case distinction on the rules for which the judgment $pc, pt ⊢_lev c ⊔ (pt')$, can be derived in one step, i.e. [CSK], [CFN], [CLC], [CLX], [COP], [CST].

**Case ([EM]):**

In this case $(ε, pa, reg) →_i (c', pa')$ cannot be derived and therefore this case cannot apply.

**Case ([SK]):**

In this case we know that $c = \text{skip}$, and from semantics of skip that $c' = ε$ and $pa' = pa$.

From rule [CSK] we get $pt'' = pt$. From $pa' = pa$ and $pt'' = pt$ and $pt ⊢_lev pa_1$, we get $pt'' ⊢_lev pa'_{1}$.

From rule [EM] we get that $pc, pt'' ⊢_lev ε ⊔ (pt'')$ is derivable.

**Case ([FN]):**

In this case we know that $c = \text{fence}$, and from semantics of fence that $c' = ε$ and $pa' = pa::[(i, [])]$. From rule [CFN] we get $pt'' = \text{High}$. From $pa' = pa::[(i, [])]$ and $pt'' ⊢_lev pa_1$, we get by rule [PF] that $\text{High} ⊢_lev pa::[(i, [])]$, is derivable.

From rule [EM] we get that $pc, pt'' ⊢_lev ε ⊔ (pt'')$ is derivable.

**Case ([CLC]):**

In this case we know that $c = \text{load}$, $r x$ and from semantics of load that $c' = ε$ and $pa' = pa::[(i, v@\text{const} ⊔ r)]$.

From rule [CLC] we get $pt'' = pt ⊔ \text{lev}(r)$. From $pt = pt ⊔ \text{lev}(r)$ we get $pt'' ⊔ \text{lev}(r)$. From $pt'' ⊔ \text{lev}(r)$ and $pa' = pa::[(i, v@\text{const} ⊔ r)]$ and $pt'' ⊢_lev pa_1$, we get by rule [PC] and Lemma 22 that $pt'' ⊔ \text{lev} pa::[(i, v@\text{const} ⊔ r)]$, Hence, $pt'' ⊔ \text{lev} pa_1$.

From rule [EM] we get that $pc, pt'' ⊢_lev ε ⊔ (pt'')$ is derivable.

**Case ([CLX]):**

In this case we know that $c = \text{load}$, $v x$ and from semantics of load that $c' = ε$ and $pa' = pa::[(i, ?@x → r)]$.

From rule [CLX] we get $pt'' = pt ⊔ \text{lev}(r)$ and $\text{lev}(x) ⊔ \text{lev}(v)$.

From $pt = pt ⊔ \text{lev}(r)$ and $\text{lev}(x) ⊔ \text{lev}(v)$ we get $pt'' ⊔ \text{lev}(x) ⊔ \text{lev}(v)$. From $pt'' = pt ⊔ \text{lev}(r)$ and $\text{lev}(x) ⊔ \text{lev}(v)$ and $pa' = pa::[(i, ?@x → r)]$ and $pt'' ⊢_lev pa_1$, we get by rule [PL] and Lemma 22 that $pt'' ⊔ \text{lev} pa::[(i, ?@x → r)]$, Hence, $pt'' ⊔ \text{lev} pa'_{1}$.

From rule [EM] we get that $pc, pt'' ⊢_lev ε ⊔ (pt'')$ is derivable.

**Case ([CST]):**

In this case we know that $c = \text{store}$, $x r$ and from semantics of store that $c' = ε$ and $pa' = pa::[(i, x ← v@r)]$.

From rule [CST] we get $pt'' = pt ⊔ \text{lev}(x)$ and $\text{lev}(x) ⊔ \text{lev}(v)$.

From $pt = pt ⊔ \text{lev}(x)$ and $\text{lev}(x) ⊔ \text{lev}(v)$ we get $pt'' ⊔ \text{lev}(x) ⊔ \text{lev}(v)$. From $pt'' = pt ⊔ \text{lev}(x)$ and $\text{lev}(x) ⊔ \text{lev}(v)$ and $pa' = pa::[(i, x ← v@r)]$ and $pt'' ⊢_lev pa_1$, we get by rule [PS] and Lemma 22 that $pt'' ⊔ \text{lev} pa::[(i, x ← v@r)]$, Hence, $pt'' ⊔ \text{lev} pa'_{1}$.

From rule [EM] we get that $pc, pt'' ⊢_lev ε ⊔ (pt'')$ is derivable.

**Case ([OP]):**

In this case we know that $c = o p c_i r_1 r_2 r_3$ for some $opc ∈ \{\text{and}, \text{eq}\}$, $c' = ε$ and $pa' = pa::[(i, v@\text{op}(r_2, r_3) ⊔ r_1)]$ for some $op$ ∈ \{eq, and\}.

From rule [COP] we get $pt'' = pt ⊔ \text{lev}(r_1)$ and $\text{lev}(r_2) ⊔ \text{lev}(r_3) ⊔ \text{lev}(r_1)$. From $pt = pt ⊔ \text{lev}(r_1)$ and $pt'' ⊔ \text{lev}(r_1)$ we get $pt'' ⊔ \text{lev}(r_1)$. From $pt'' = pt ⊔ \text{lev}(r_1)$ and $pt'' ⊔ \text{lev}(r_2) ⊔ \text{lev}(r_3) ⊔ \text{lev}(r_1)$, $pa' = pa::[(i, v@\text{op}(r_2, r_3) ⊔ r_1)]$ and $pt ⊢_lev pa_1$, we get by rule [PV] and Lemma 22 that $pt'' ⊔ \text{lev} pa::[(i, v@\text{op}(r_2, r_3) ⊔ r_1)]$, Hence, $pt'' ⊔ \text{lev} pa'_{1}$.

From rule [EM] we get that $pc, pt'' ⊢_lev ε ⊔ (pt'')$ is derivable.

As induction hypothesis we assume that the proposition from the Lemma holds for derivations of the judgment with an arbitrary length $n' ≥ 1$. For the induction step let the induction length be $n = n' + 1$. From $n' ≥ 1$ and $n = n' + 1$ we get $n ≥ 1$. We make a case distinction over the rules for which the judgment $pc, pt ⊢_lev c ⊔ (pt')$ can be derived in $n ≥ 2$ steps, i.e. [CSP], [CSQ], [CIL], [CIH], [CWH].
Case ([CSQ]):
In this case we know that $c = \text{spawn}_c$ for some $c \in \mathcal{C}$ and from semantics of spawn that $c' = \epsilon$ and $pa' = pa_{c'}((i, /_c)).$

From rule [CSQ] we know that $pc', pt'' \vdash_{\text{lev}} cs \circ (pt''')$ is derivable for some $pc', pt'', pt''' \in \{\text{Low}, \text{High}\}$ and $pt' = \text{Low}$. From $pt' = \text{Low}$ we get $pt' \sqsubseteq pt$. From $pt \vdash_{\text{lev}} pa_{i}$ we get by Lemma 22 that $pt' \vdash_{\text{lev}} pa_{i}$. From $pc', pt'' \vdash_{\text{lev}} cs \circ (pt''')$, $pt' \vdash_{\text{lev}} pa_{i}$ and $pt' = \text{Low}$ we get by rule [PT] that $pt' \vdash_{\text{lev}} pa_{c'}((i, /_c)) |_i$. Thus, from $pa' = pa_{c'}((i, /_c))$ we get $pt' \vdash_{\text{lev}} pa |_i$.

From rule [EM] we get that $pc, pt' \vdash_{\text{lev}} \epsilon \circ (pt')$.

Case ([CSP]):
In this case we know that $c = c_A; c_B$.

From rule [CSQ] we get that $pc, pt \vdash_{\text{lev}} c_A \circ (pt_A)$ and $pc, pt_A \vdash_{\text{lev}} c_B \circ (pt')$.

We now distinguish two cases based on the semantics rule to derive $\langle c, pa, reg \rangle \rightarrow_i \langle c', pa' \rangle$. The two possible rule differ in shape of $c'$. In the first case $c' = c_B$. In the second case, $c' = c'_A; c_B$.

Case ($c' = c_B$):
In this case we get from semantics of sequential composition that $\langle c_A, pa, reg \rangle \rightarrow_i \langle \epsilon, pa_A \rangle$ is derivable. From the induction hypothesis we get that $pt_A \vdash_{\text{lev}} pa'$ is derivable. Since $pc, pt_A \vdash_{\text{lev}} c_B \circ (pt')$ we are done in this case.

Case ($c' = c'_A; c_B$):
In this case we get from semantics of sequential composition that $\langle c_A, pa, reg \rangle \rightarrow_i \langle c'_A, pa' \rangle$ is derivable. From the induction hypothesis we get that $pt'_A \vdash_{\text{lev}} pa' \circ (pt_A)$ and $pc, pt'_A \vdash_{\text{lev}} c_B \circ (pt')$ are derivable. From the typing rules we know that either $pt'_A = pt_A$ or $pt_A \sqsubseteq pt'_A$, because on the resulting path type is always a lower bound of the possible resulting path types for the instruction resulting after one step. If $pt_A \sqsubseteq pt'_A$ we get from rule [SB] that $pc, pt'_A \vdash_{\text{lev}} c_A \circ (pt_A)$. From $pc, pt'_A \vdash_{\text{lev}} c_A \circ (pt_A)$ and $pc, pt_A \vdash_{\text{lev}} c_B \circ (pt')$ we get by rule [CSQ] that $pc, pt' \vdash_{\text{lev}} c'_A; c_B \circ (pt')$.

Case ([CIL]):
In this case we know that $c = \text{if}_r$, $r \text{ then } c_1 \text{ else } c_2$ and from the semantics of if that $c' = c_a$ for some $a \in \{1, 2\}$ and $pa' = pa$.

From rules [CIL] we get that $pc, pt \vdash_{\text{lev}} c_a \circ (pt''')$ with $pt' \sqsubseteq pt''$ for $a \in \{1, 2\}$. From $pt' \sqsubseteq pt'''$ we get from rule [SB] that $pc, pt'_A \vdash_{\text{lev}} c_a \circ (pt_A)$.

Since $pa = pa'$ and $pt \vdash_{\text{lev}} pa$ we are done in this case.

Case ([CII]):
In this case we know that $c = \text{if}_r$, $r \text{ then } c_1 \text{ else } c_2$ and from the semantics of if that $c' = c_a$ for some $a \in \{1, 2\}$, $pa' = pa$ and $pt' = \text{High}$.

From rules [CII] we get that $pt = \text{High}$ and $\text{High} \vdash_{\text{lev}} c_a \circ (\text{High})$ with $pt' = \text{High}$ for $a \in \{1, 2\}$.

Since $pa = pa'$ and $pt = \text{High}$, $pt \vdash_{\text{lev}} pa$ we are done in this case.

Case ([CWH]):
In this case we know that $c = \text{while}_r\text{ do } c_A\text{ od}$ and $pa = pa'$.

We now distinguish two cases based on the semantics rule to derive $\langle c, pa, reg \rangle \rightarrow_i \langle c', pa' \rangle$. The two possible rules differ in the shape of $c'$. In the first case $c' = \epsilon$. In the second case, $c' = c_A; c$.

Case ($c' = \epsilon$):
From [EM] we get $pc, pt \vdash_{\text{lev}} \epsilon \circ (pt)$.

Since $pa' = pa$ and $pt \vdash_{\text{lev}} pa |_i$ we are done in this case.

Case ($c' = c_A; c$):
From rule [CWH] we get that $lev(r) = \text{Low}$ and $pc, \text{Low} \vdash_{\text{lev}} c_A \circ (pt'')$ is derivable for some $pt''$. Since $c' = c_A; c$ and $pc, \text{Low} \vdash_{\text{lev}} c_A \circ (pt'')$ we must show that $pc, pt'' |_{\text{lev}} \text{while}_r\text{ do } c_A\text{ od} \circ (pt'')$ is derivable to satisfy the requirements of rule [CSQ].

From $lev(r) = \text{Low}$ and $pc, \text{Low} \vdash_{\text{lev}} c_A \circ (pt'')$ we get that $pc, pt'' |_{\text{lev}} \text{while}_r\text{ do } c_A\text{ od} \circ (pt'')$ is derivable for some $pt'' = pt'$.

Since $pa' = pa$ and $pt \vdash_{\text{lev}} pa |_i$ we are done in this case.

The following lemma shows that execution steps from typeable global configurations result in typeable configurations again.

Lemma 26. If $\overline{pc}, pt \vdash_{\text{lev}} \langle cs, (pa, tr), gst \rangle$ and $\langle cs, (pa, tr), gst \rangle \implies_{\text{M}} \langle cs', (pa', tr'), gst' \rangle$ are derivable, then $\overline{pc}', pt' \vdash_{\text{lev}} \langle cs', (pa', tr'), gst' \rangle$ is derivable for some $\overline{pc}', pt \vdash_{\text{I}} \text{ with } \text{pre}(\overline{pc}') = \text{pre}(pt') = \text{pre}(cs')$.

Proof: Let $\overline{pc}, pt \vdash_{\text{I}} \langle \text{Low}, \text{High} \rangle$, $cs, cs' : I \rightarrow (C \cup \{\epsilon\})$, $pa, pa' \in Pa, tr, tr' \in Tr$ and $gst, gst' \in Gst$ be arbitrary such that $\overline{pc}, pt \vdash_{\text{lev}} \langle cs, (pa, tr), gst \rangle$ and $\langle cs, (pa, tr), gst \rangle \implies_{\text{M}} \langle cs', (pa', tr'), gst' \rangle$ are derivable.

From $\overline{pc}, pt \vdash_{\text{lev}} \langle cs, (pa, tr), gst \rangle$ we get by the rule [CS] that for all $i \in \text{pre}(cs)$ the judgments $\overline{pc}(i), pt(i) \vdash_{\text{lev}} cs(i) \circ (pt')$
and $\overline{p}(i) \vdash_{lev} pa_i$, are derivable for some $pt' \in \{\text{Low}, \text{High}\}$. We fix the thread identifier $i \in \text{pre}(\overline{c}k)$ that causes the execution step $(\overline{c}k, (pa, tr), gst) \Longrightarrow_{\text{M}} (\overline{c}k', (pa', tr'), gst')$.

We make a case distinction over the 4 semantics rules in Figure 5 of the article.

**Case (thread progress):**

In this case $\overline{c}k'(j) = \overline{c}k(j)$ for all $j \in \text{pre}(\overline{c}k)$ with $j \neq i$ and $pa'_j = pa_j$ for all $j \in \text{pre}(\overline{c}k)$ with $j \neq i$.

From semantics of thread progress we get that $(\overline{c}k(i), pa, r(\overline{c}k)) \rightarrow_t \langle \overline{c}k'(i), pa' \rangle$ where $gst = (r(\overline{c}k), \text{mem})$ is derivable. From $\overline{p}(i), \overline{p}(i) \vdash_{lev} \overline{c}k'(i) \circ (pt')$ and $\overline{p}(i) \vdash_{lev} pa_j$ and $\overline{c}k(i), pa, r(\overline{c}k) \rightarrow_t \langle \overline{c}k'(i), pa' \rangle$ we get by Lemma 25 that $\overline{p}(i), pt'' \vdash_{lev} \overline{c}k'(i) \circ (pt''')$ and $pt'' \vdash_{lev} pa_i$, are derivable for some $pt'', pt''' \in \{\text{Low}, \text{High}\}$. From $\overline{c}k'(j) = \overline{c}k(j)$ and $pa'_j = pa_j$ and $\overline{p}(j), \overline{p}(j) \vdash_{lev} \overline{c}k(j) \circ (pt')$ and $\overline{p}(j) \vdash_{lev} pa_j$ for some $pt$ for all $j \in \text{pre}(\overline{c}k)$ with $j \neq i$ and $\overline{p}(i), pt'' \vdash_{lev} \overline{c}k'(i) \circ (pt''')$ and $pt'' \vdash_{lev} pa'_i$, for some $pt''$, $pt'''$ we get $p''', \overline{p}' \vdash_{lev} \langle \overline{c}k', (pa', tr'), gst' \rangle$ for some $\overline{p}'$ and $p''$.

**Case (fulfill memory update):**

In this case $\overline{c}k = \overline{c}k'$ and $pa' = pa \setminus k$, where $pa[k] = (i, ob)$, for some $k < |pa| - 1$.

From $pa' = pa \setminus k$ and $pa[k] = (i, ob)$ we get $pa'_j = pa_j \setminus k$ for some $k < |pa| - 1$ and $pa'_j = pa_j$ for all $j \in \text{pre}(\overline{c}k)$ and $j \neq i$. Thus we get from $\overline{p}(i) \vdash_{lev} pa_i$ by Lemma 23 that $pt'' \vdash_{lev} pa'_i$, for some $pt''$ is derivable.

From $\overline{c}k = \overline{c}k'$, $\overline{p}(j), \overline{p}(j) \vdash_{lev} \overline{c}k'(i) \circ (pt')$ for all $j \in \text{pre}(\overline{c}k)$, $\overline{p}(j) \vdash_{lev} pa_j$ for all $j \in \text{pre}(\overline{c}k)$ and $pt'' \vdash_{lev} pa'_i$, for some $pt''$ we get $\overline{p}', \overline{p}' \vdash_{lev} \langle \overline{c}k', (pa', tr'), gst' \rangle$ for some $\overline{p}'$ and $\overline{p}'$.

**Case (fulfill fence):**

This case is analogous to the case “fulfill memory update”.

**Case (fulfill thread creation):**

In this case the following propositions hold: $\overline{c}k'(j) = \overline{c}k(j)$ for all $j \in \text{pre}(\overline{c}k)$, $\overline{c}k'(j) = \overline{c}k(j) \cup \{ j \in \text{max}(\text{pre}(\overline{c}k)) + 1 \}$, $\overline{c}k'(\text{max}(\text{pre}(\overline{c}k)) + 1) = c$ and $pa'_j = pa \setminus k$, where $pa[k] = (i, ob')$, for some $k < |pa| - 1$.

From the typing rule of spawn we get $pt, pt'' \vdash_{lev} c \circ (pt''')$ for some $pt''$, $pt''' \in \{\text{Low}, \text{High}\}$. From semantics we get that $\overline{p}' \vdash_{lev} pt \vdash_{lev} \text{max}(\text{pre}(\overline{c}k)) + 1) = \|$. From $\overline{p}' \vdash_{lev} pt \vdash_{lev} \text{max}(\text{pre}(\overline{c}k)) + 1) = \|$ we get by rule \textbf{PE} that $pt \vdash_{lev} pt \vdash_{lev} \text{max}(\text{pre}(\overline{c}k)) + 1) = \|$ for some $pt$ is derivable.

From $pa' = pa \setminus k$ and $pa[k] = (i, ob)$ we get $pa'_j = pa_j \setminus k$ for some $k' < |pa| - 1$ and $pa'_j = pa_j$ for all $j \in \text{pre}(\overline{c}k)$ with $j \neq i$.

From $\overline{c}k(j) = \overline{c}k'(j)$ for all $j \in \text{pre}(\overline{c}k)$, $\overline{c}k(j), \overline{p}(j) \vdash_{lev} \overline{c}k(j) \circ (pt')$ for some $pt'$ for all $j \in \text{pre}(\overline{c}k)$, $\overline{p}(j) \vdash_{lev} pa_j$ for all $j \in \text{pre}(\overline{c}k)$, $\overline{p}(j) \vdash_{lev} pt'' \vdash_{lev} pa'_i$ for some $pt''$, $pt''' \in \{\text{Low}, \text{High}\}$, $\overline{p}(j) \vdash_{lev} pa_j$ for all $j \in \text{pre}(\overline{c}k)$ with $j \neq i$, $pt'' \vdash_{lev} pa'_i$ for some $pt''$, $pt''' \vdash_{lev} pa'_i$ for some $pt$ we get $\overline{p}', \overline{p}' \vdash_{lev} \langle \overline{c}k', (pa', tr'), gst' \rangle$ for some $\overline{p}'$ and $\overline{p}'$.

\[\square\]

**D. Definitions and Proofs for Equivalences based on Typing**

In this section, we introduce some auxiliary definitions for establishing noninterference that relate global states, lists of obligations, paths and commands. We use these definitions to reason about individual steps of related programs. We use superscripts in the symbols to indicate the domains of a relation, i.e. the universe on which binary relations are defined, to distinguish between different relations with the same symbol.

The next two definitions relate local memories and global states that agree on their \textbf{Low} parts.

**Definition 1.** Two register states $\overline{r}$, $\overline{r}'$ \in $\text{Reg}$ are \textbf{Low}-equal, denoted by $\overline{r} =_L \overline{r}'$, if $\overline{r}(r) = \overline{r}'(r)$ holds for all $r \in R$ with $\text{lev}(r)$.

**Definition 2.** Two global states $(\overline{r}, \text{mem})$, $(\overline{r}', \text{mem}') \in \text{Gst}$ are \textbf{Low}-equal, denoted by $(\overline{r}, \text{mem}) =_L (\overline{r}', \text{mem}')$ if they satisfy the following three conditions:

1) $\overline{r}(r) = \overline{r}''(r)$, and
2) $\overline{r}''(i) = \overline{r}''(i)$ holds for all $i \in \text{pre}(\overline{r})$, and
3) $\text{mem} =_L \text{mem}'$.

**Lemma 27.** The relations $=_L$, $=_R$ and $=_G$ are equivalence relations.

**Proof:** That the relations $=_L$, $=_R$ and $=_G$ are equivalence relations follows from the fact that each of the definitions is defined with the identity relation $=_{\text{on}}$ on the respective domains and that $\overline{r}(\overline{r}) = \overline{r}(\overline{r})'$ is required for $=_G$. Hence, reflexivity, symmetry and transitivity follow from reflexivity, symmetry and transitivity of $=_{\text{on}}$. \[\square\]

We consider two obligations as \textbf{Low}-equal, if they agree on all sources and sinks and in addition on the value, if the sink of the obligation is \textbf{Low}.

36
Definition 3. Two obligations $ob, ob' \in Ob$ are Low-equivalent, denoted by $ob \equiv^L_{obs} ob'$, if they satisfy the following conditions:

- $(ob \in Fe \lor ob' \in Fe) \implies ob = ob'$, and
- $\exists x \in (sinks(ob) \cup sinks(ob')). lev(xr) = Low \implies ob = ob'$, and
- $\forall x \in (sinks(ob) \cup sinks(ob')). lev(xr) = High \implies sources(ob) = sources(ob') \land sinks(ob) = sinks(ob')$.

Lemma 28. The relation $\equiv^L_{obs}$ is an equivalence relation.

Proof: That the relation $\equiv^L_{obs}$ is an equivalence relation follows from the fact that each condition is defined only using identity. Hence, each condition is reflexive, transitive and symmetric due to reflexivity, transitivity and symmetry of identity. ■

Definition 4. The predicate fencefree on $Ob^*$ is defined by fencefree$(ob) \equiv \exists k < (|obs| - 1). obs \notin Fe$.

The predicate evaluates to true if the list of obligations does not contain any obligation that works as a fence.

We consider two typeable lists of obligations as Low similar, if they have a (possibly empty) prefix that causes only updates High variables and High registers and agree on the suffix with respect to what register and variables are read, and which values are written to Low variables and Low registers.

Definition 5. Two lists of obligations $obs, obs' \in Ob^*$ are Low-similar, denoted by $obs \approx^L_{obs} obs'$, if there are $obs_A, obs'_A, obs_B, obs'_B \in Ob$ such that the following conditions are satisfied:

1. $obs = obs_A :: obs_B \land obs' = obs'_A :: obs'_B$, and
2. fencefree$(obs_A) \land fencefree(obs'_A)$, and
3. $High \vdash_{lev} obs_A \land High \vdash_{lev} obs'_A$, and
4. $pt \vdash_{lev} obs_B \land pt \vdash_{lev} obs'_B$ for some $pt \in \{\text{Low}, \text{High}\}$, and
5. $(obs_B = [[]] \land obs'_B = [[]]) \lor (obs_B = [[]] \land obs_B = [[]]) \lor (|obs_B| = |obs'_B| \land \forall k < (|obs_B|). obs_B[k] =^{obs} obs'_B[k])$.

Lemma 29. The relation $\approx^L_{obs}$ is symmetric and transitive.

Proof: The definition of $\approx^L_{obs}$ is a conjunction of 5 conditions. The first four conditions are conditions on how to split the obligation lists for the last conditions. These conditions are conditions on obligation lists that can be related by this relation (i.e., restricting the domain of the relation to a subset of the set of all obligations). Each of the conditions is symmetric and transitive since it puts identical requirements on the obligation list on each side of the relation.

The last condition is a disjunction of three conditions. The first two are symmetric counterparts. The third condition requires identical length of both sublists of obligations (which is symmetric) and point-wise Low-equality of the elements at each position in the sublists (which is symmetric, because $\equiv^L_{obs}$ is an equivalence relation). Hence, the condition is symmetric. The condition is also transitive, because of two reasons. First, the condition is transitive, due to $\equiv^L_{obs}$ being an equivalence relation. Second, if the pair $(obs_B, obs'_B)$ satisfy one of the first two conditions, then the pair $(obs_B, obs'_B)$ can only satisfy the other of the two first conditions or the third condition. If the pair $(obs_B, obs'_B)$ satisfies the other of the first two conditions, then the pair $(obs_B, obs'_B)$ satisfies the third condition. If the pair $(obs_B, obs'_B)$ satisfies the third condition, then the pair $(obs_B, obs'_B)$ satisfies the same condition as the pair $(obs_B, obs'_B)$. This chain of arguments can be repeated arbitrarily often to show that the condition is transitive.

Definition 6. Two pairs of an instruction and a list of obligations $(c, obs), (c', obs') \in (C \times \{c\}) \times (Ob^*)$ are Low-similar, denoted by $(c, obs) \approx^L_{L(c)\times Ob^*} (c', obs')$, if for some $pc, pt, pt' \in \{\text{Low}, \text{High}\}$ it holds that $pc, pt \vdash_{lev} c \circ (pt')$ and $pc, pt \vdash_{lev} c' \circ (pt')$ and $pt \vdash_{lev} obs$ and $pt \vdash_{lev} obs'$ and $obs \approx^L_{L(c)\times Ob^*} obs'$ and one of the following conditions is satisfied:

- $c = c'$, or
- $pc = pt = pt' = High$.
- $c = c_A \land c' = c_A'; c_B \land c_B = c_B' \land (c_A, obs) \approx^L_{L(c)\times Ob^*} (c_A', obs')$ for some $c_A, c_A', c_B, c_B' \in C$.

Lemma 30. The relation $\approx^L_{L(c)\times Ob^*}$ is transitive and symmetric.

Proof:

Symmetry: We show that $\approx^L_{L(c)\times Ob^*}$ is symmetric by an induction on the shape of $c$.

Let $c, c', c'' \in C$ and $obs, obs', obs'' \in Ob^*$ be arbitrary with $(c, obs) \approx^L_{L(c)\times Ob^*} (c', obs')$ and $(c', obs') \approx^L_{L(c)\times Ob^*} (c'', obs'')$.

For the induction base let $c$ be an instruction that is not a sequential composition, i.e. $c$ is not of the shape $c_A; c_B$. 

37
From \((c, obs) \approx_{L(C∪\{ϵ\})×Ob^∗} (c′, obs′)\) we get \(p c, pt \vdash \text{lev } c \diamond \text{lev } (pt′), p t \vdash \text{lev } obs, p t \vdash \text{lev } obs′, obs \approx_{Ob^∗} obs′\) and \(c = c′\) or \(p c = p t = pt′ = \text{High}\). From this combined with symmetry of \(\approx_{Ob^∗}\) and \(\approx\) we get by definition of \(\approx_{L(C∪\{ϵ\})×Ob^∗}\) that \((c′, obs) \approx_{L(C∪\{ϵ\})×Ob^∗} (c, obs)\).

For the induction step let \(c = c′; c″\). We distinguish three cases based on whether \(c = c′\) or \(p c = pt = pt′ = \text{High}\) or \(c = c′; c_B \land c″ = c′; c_B \land c″ = c_B \land (c_A, obs) \approx_{L(C∪\{ϵ\})×Ob^∗} (c_A′, obs′)\) for some \(c_A′, c_B, c_B′ \in C\). The first two cases are analogous to the induction base. The argument for the third case follows.

From \((c, obs) \approx_{L(C∪\{ϵ\})×Ob^∗} (c′, obs′)\) we get \(p c, pt \vdash \text{lev } c \diamond (pt′), p t \vdash \text{lev } c′ \diamond (pt′), p t \vdash \text{lev } obs, p t \vdash \text{lev } obs′, obs \approx_{Ob^∗} obs′\). From this combined with symmetry of \(\approx_{Ob^∗}\) and \(\approx\) we get by definition of \(\approx_{L(C∪\{ϵ\})×Ob^∗}\) that \(obs′ \approx_{Ob^∗} obs\).

From \((c′, obs) \approx_{L(C∪\{ϵ\})×Ob^∗} (c″, obs′′)\) we get \(p t \vdash \text{lev } c′ \diamond (pt′′), p t \vdash \text{lev } c″ \diamond (pt′′), p t \vdash \text{lev } obs′, p t \vdash \text{lev } obs′′, obs \approx_{Ob^∗} obs′′\). From this combined with symmetry of \(\approx_{Ob^∗}\) and \(\approx\) we get by definition of \(\approx_{L(C∪\{ϵ\})×Ob^∗}\) that \(obs′′ \approx_{Ob^∗} obs′\).

Combining all these facts we get by definition of \(\approx_{L(C∪\{ϵ\})×Ob^∗}\) that \((c′, obs) \approx_{L(C∪\{ϵ\})×Ob^∗} (c, obs)\).
Case \((c = c_A; c_B ∧ c' = c'_A; c'_B ∧ c_B = c'_B ∧ (c_A,obs) ≈ (C∪\{ϵ\})×Ob∗ L (c'_A,obs'))\) for some \(c_A, c'_A, c_B, c'_B ∈ C\):

From the definition of \(≈_{L^{(C\cup\{\epsilon\})×Ob}}\) that either \(c_A = c'_A\) or there is a shortest prefix \(cc\) of \(c_A\) and \(c'_A\) of \(c_A\) such that High, High \(\vdash_{lev} cc \circ \) (High) and High, High \(\vdash_{lev} c'_A \circ \) (High), and either there are no corresponding suffixes or the corresponding suffixes \(c_D\) and \(c'_D\) satisfy \(c_D = c'_D\). If the suffix is not empty we have \(c_D; c_B = c'_D = c_B\). Without loss of generality we assume that the suffixes are empty and hence \(c_A = cc\) and \(c_A' = c'_A\) (because otherwise we can reconstruct the instruction until it has this form using the recursive definition of \(≈_{L^{(C\cup\{\epsilon\})×Ob}}\)). Hence, High, High \(\vdash_{lev} c_A \circ \) (High) and High, High \(\vdash_{lev} c_A' \circ \) (High).

From \((c, obs) ≈_{L^{(C\cup\{\epsilon\})×Ob}} (c', obs')\) we get \(pc, pt \vdash_{lev} c \circ \) (\(pt'\)), \(pc, pt \vdash_{lev} c' \circ \) (\(pt'\)), \(pt \vdash_{lev} obs, pt \vdash_{lev} obs'\) and \(obs ≈_{Ob} obs'\).

From \((c', obs') ≈_{L^{(C\cup\{\epsilon\})×Ob}} (c''', obs''')\) we get \(pc', pt'' \vdash_{lev} c' \circ \) (\(pt'''\)), \(pc': pt'' \vdash_{lev} c'' \circ (pt'''')\), \(pt'' \vdash_{lev} obs', pt'' \vdash_{lev} obs''\) and \(c' = c'' \circ \) (\(pc'' \circ \) (\(pt'''\))) or \(pc' = pt'' \vdash_{lev} c'' \circ \) (\(pt'''\)) or \(c' = c'' \circ \) (\(pc'' \circ \) (\(pt'''\))) or \(pc' = pt'' \vdash_{lev} c'' \circ \) (\(pt'''\)) or \(c' = c'' \circ \) (\(pc'' \circ \) (\(pt'''\))) or \(pc' = pt'' \vdash_{lev} c'' \circ \) (\(pt'''\)) or \(c' = c'' \circ \) (\(pc'' \circ \) (\(pt'''\))) or \(pc' = pt'' \vdash_{lev} c'' \circ \) (\(pt'''\)) or \(c' = c'' \circ \) (\(pc'' \circ \) (\(pt'''\))) or \(pc' = pt'' \vdash_{lev} c'' \circ \) (\(pt'''\)).

We distinguish three cases based on the condition from \(c'' = c''\) or \(pc'' = pt'' \vdash_{lev} c'' \circ \) (\(pt'''\)) or \(c'' = c''\) or \(pc'' = pt'' \vdash_{lev} c'' \circ \) (\(pt'''\)) or \(c'' = c''\) or \(pc'' = pt'' \vdash_{lev} c'' \circ \) (\(pt'''\)).

Case \((c'' = c'')\):

In this case \((c, obs) ≈_{L^{(C\cup\{\epsilon\})×Ob}} (c'', obs'')\) follows from the fact that \(c'' = c''\) and \(obs ≈_{Ob} obs''\).

Case \((pc'' = pt'' = pt''' = \text{High})\):

In this case we get from High, High \(\vdash_{lev} c'' \circ \) (\(High\)), \(c'' = c''\), \(c'' \circ \) (\(High\)) by rule [CSQ] that High, High \(\vdash_{lev} c'' \circ \) (\(High\)). From this combined with \(pc'' = pt'' \vdash_{lev} c'' \circ \) (\(High\)) and \(c'' \circ \) (\(High\)) and \(c'' \circ \) (\(High\)) we get by rule [CSQ] that High, High \(\vdash_{lev} c'' \circ \) (\(High\)). Hence, \(pc'' = pt'' \vdash_{lev} c'' \circ \) (\(High\)). From \(pc'' = pt'' \vdash_{lev} c'' \circ \) (\(High\)), \(pc'' = pt'' \vdash_{lev} c'' \circ \) (\(High\)), \(pc'' = pt'' \vdash_{lev} obs''\) and \(obs ≈_{Ob} obs''\) we get by definition of \(≈_{L^{(C\cup\{\epsilon\})×Ob}}\) that \((c, obs) ≈_{L^{(C\cup\{\epsilon\})×Ob}} (c'', obs'')\).

Case \((c' = c''; c'' \circ \) (\(High\)) and High, High \(\vdash_{lev} c'' \circ \) (\(High\))\):

Case \((c'' = c''; c'' \circ \) (\(High\)) and High, High \(\vdash_{lev} c'' \circ \) (\(High\))\):

We capture the definition of well formed global configurations with the following predicate:

**Definition 7.** The predicate wellformed on \((Z \rightarrow (C \cup \{\epsilon\}) \times D \times Gst) is defined by wellformed\((\langle \tilde{s}, (pa, \tilde{t}), (\tilde{r}, \tilde{g}, \text{mem}) \rangle) ≜ (\langle \text{pre}(\tilde{s}) = \text{pre}(\tilde{t}) = \text{pre}(\tilde{r}) \rangle \wedge \{i \mid pa_i \neq \emptyset \} \subseteq \text{pre}(\tilde{s}))\).
Definition 8. Two well formed global configurations \( cnf = \langle \vec{c}s, (pa, \vec{tr}), gst \rangle \), \( cnf' = \langle \vec{c}s', (pa', \vec{tr}'), gst' \rangle \in (\mathcal{I} \rightarrow (\mathcal{C} \cup \{\epsilon\})) \times \mathcal{D} \times \mathcal{G} \) are **Low-similar**, denoted by \( cnf \approx^\mathcal{C}_{Conf} cnf' \), if the following conditions are satisfied:

1. \( \text{pre}(\vec{c}s) = \text{pre}(\vec{c}s') \), and
2. \( (\vec{c}s(i), pa(i)) \approx^\mathcal{C}_{Conf} (\vec{c}s'(i), pa'(i)) \) for all \( i \in \text{pre}(\vec{c}s) \), and
3. \( gst = Gst' \).

**Lemma 31.** The relation \( \approx^\mathcal{C}_{Conf} \) is transitive and symmetric.

**Proof:** That the relation \( \approx^\mathcal{C}_{Conf} \) is transitive and symmetric follows from the fact that it is defined with a conjunction of three transitive and symmetric conditions. That the first condition is transitive and symmetric follows from the point-wise comparison within the relation \( \approx^\mathcal{C}_{Conf} \), which is transitive and symmetric. That the third condition is transitive and symmetric follows from the fact that \( =_{\mathcal{D} \times \mathcal{G}} \) is transitive and symmetric.

**E. Proofs for Soundness**

When we argue about \( \approx^\mathcal{C}_{Conf} \) or \( \approx^\mathcal{C}_{Conf} \) after an execution step in this section we omit the argument that the resulting instruction and list of obligations is typeable with identical path type, because this always follows from Lemma 26.

The following lemma shows that identical instructions that perform execution steps starting in two configurations with **Low**-similar lists of obligations and **Low**-equal local memories result in **Low**-similar pairs of instructions and lists of obligations.

**Lemma 32 (Same Instruction in Low-similar Configurations).** If \( c_1 = c_1', (c_1, pa_1, |i|) \approx^\mathcal{C}_{Conf} (c_1', pa_1', |i|) \), \( \text{reg} = \text{reg}' \), \( \text{reg} \rightarrow (c_2, pa_2) \), \( (c_2', pa_2', |i|) \rightarrow (c_2', pa_2', |i|) \), then \( (c_2, pa_2, |i|) \approx^\mathcal{C}_{Conf} (c_2', pa_2', |i|) \), \( pa_1 = pa_2 \) for all \( j \neq i \).

**Proof:** We prove this lemma by an induction on the derivation length of the judgment \( (c_1, pa_1, \text{reg}) \rightarrow_i (c_2, pa_2) \). The induction base are derivations with a length of 1. Derivations with length 1 are possible for all instructions that are not sequentially composed.

**Case \( (c_1 = \text{skip};) \):**

In this case \( c'_1 = \text{skip} \) follows from \( c_1 = c'_1 \).

From \( (c_1, pa_1, \text{reg}) \rightarrow (c_2, pa_2) \) and \( (c_1, pa_1', \text{reg}) \rightarrow (c_2, pa_2') \) we get by the semantics of \( \text{skip} \) that \( c_2 = \epsilon \), \( pa_2 = pa_1 \), \( c_2' = \epsilon \) and \( pa_2' = pa_1' \). From \( c_1 = c_2 = \epsilon \), \( pa_2 = pa_1 \), \( c_2 = \epsilon \), \( pa_2' = pa_1' \) and \( (c_1, pa_1, |i|) \approx^\mathcal{C}_{Conf} (c_1', pa_1', |i|) \) we get by definition of \( \approx^\mathcal{C}_{Conf} \) that \( (c_2, pa_2, |i|) \approx^\mathcal{C}_{Conf} (c_2', pa_2', |i|) \).

We make a case distinction on the shapes of \( c_1 \) for which a derivation in one step is possible, i.e. all instructions except sequential composition.

**Case \( (c_1 = \text{while} \ r \ do \ c';) \):**

In this case \( c'_1 = \text{while} \ r \ do \ c' \) follows from \( c_1 = c'_1 \).

From \( pc, pt \vdash_{\text{lev}} c_1 \circ (c_1') \) we get by the typing rule for **Low** that \( \text{lev}(r) = \text{Low} \). From \( \text{reg} = \text{reg}' \) and \( \text{lev}(r) = \text{Low} \) we get \( \text{reg}_1(r) = \text{reg}_1(r) \).

We distinguish two cases based on whether \( \text{reg}_1(r) = 0 \) or \( \text{reg}_1(r) \neq 0 \).

**Case \( (\text{reg}_1(r) = 0): \)**

Since \( \text{reg}_1(r) = \text{reg}_1(r) \) we know that only the rule for while where the register is 0 can be applied to derive \( (c_1, pa_1, \text{reg}) \rightarrow (c_2, pa_2) \) and \( (c_1, pa_1', \text{reg}) \rightarrow (c_2, pa_2') \). From this rule we obtain \( c_2 = \epsilon \), \( c_2' = \epsilon \), \( pa_2 = pa_1 \), and \( pa_2' = pa_1' \).

From \( c_1 = c_2 = \epsilon \), \( pa_2 = pa_1 \), \( c_1 = c_2 = \epsilon \), \( pa_2' = pa_1' \) and \( (c_1, pa_1, |i|) \approx^\mathcal{C}_{Conf} (c_1', pa_1', |i|) \) we get by definition of \( \approx^\mathcal{C}_{Conf} \) that \( (c_2, pa_2, |i|) \approx^\mathcal{C}_{Conf} (c_2', pa_2', |i|) \).

**Case \( (\text{reg}_1(r) \neq 0): \)**

Since \( \text{reg}_1(r) = \text{reg}_1(r) \) we know that only the rule for while where the register is 0 can be applied to derive \( (c_1, pa_1, \text{reg}) \rightarrow (c_2, pa_2) \) and \( (c_1, pa_1', \text{reg}) \rightarrow (c_2, pa_2') \). From this rule we obtain \( c_2 = c' \); \( c_2' = c' \); \( c_1 = c' \); \( c_1 = c' \); \( pa_2 = pa_1 \), and \( pa_2' = pa_1' \).

From \( c_1 = c_1 = c' \); \( c_1 = c_1 = c' \); \( c_1 = c' \); \( c_1 = c' \); \( pa_2 = pa_1 \), and \( (c_1, pa_1, |i|) \approx^\mathcal{C}_{Conf} (c_1', pa_1', |i|) \) we get by definition of \( \approx^\mathcal{C}_{Conf} \) that \( (c_2, pa_2, |i|) \approx^\mathcal{C}_{Conf} (c_2', pa_2', |i|) \).

From \( pa_2 = pa_1 \) and \( pa_2' = pa_1' \) we get \( pa_2 |j| = pa_1 |j| \) and \( pa_2' |j| = pa_1' |j| \) for all \( j \neq i \).
Case \((c_1 = \text{if } r \text{ then } c_1 \text{ else } c_2 \text{ fi})\):
In this case, \(c'_1 = \text{if } r \text{ then } c_1 \text{ else } c_2 \text{ fi}\) follows from \(c_1 = c'_1\).
We distinguish two cases based on the security domain of register \(r\).

**Case** \((\text{lev}(r) = \text{Low})\):
From \(\text{reg}_1 = \text{r} \text{ and } \text{lev}(r) = \text{Low}\) we get \(\text{reg}_1(r) = \text{reg}'_1(r)\). We distinguish two cases based on whether \(\text{reg}_1(r) \neq 0\) or \(\text{reg}_1(r) = 0\).

**Case** \((\text{reg}_1(r) \neq 0)\):
Since \(\text{reg}_1(r) = \text{reg}'_1(r)\) we know that only the rule for if where the register is not 0 can be applied to derive \((c_1, \text{pa}_1, \text{reg}_1) \rightarrow (c_2, \text{pa}_2)\) and \((c'_1, \text{pa}_1', \text{reg}_1') \rightarrow (c'_2, \text{pa}_2')\). From this rule we obtain \(c_2 = c_1, c'_2 = c'_1, \text{pa}_2 = \text{pa}_1, \text{pa}_2' = \text{pa}_1'\).
From \(c_2 = c_1, \text{pa}_2 = \text{pa}_1, c'_2 = c'_1, \text{pa}_2' = \text{pa}_1'\) and \((c_1, \text{pa}_1, |) \approx_{L_{\text{reg}(r)}}(c'_1, \text{pa}_1'|)\) we get by definition of \(\approx_{L_{\text{reg}(r)}}\) that \((c_2, \text{pa}_2, |) \approx_{L_{\text{const}(r)}}(c'_2, \text{pa}_2', |)\).
From \(\text{pa}_2 = \text{pa}_1\) and \(\text{pa}_2' = \text{pa}_1'\) we get \(\text{pa}_2[i] = \text{pa}_1[i]\) and \(\text{pa}_2'[i] = \text{pa}_1'[i]\) for all \(j \neq i\).

**Case** \((\text{reg}_1(r) = 0)\):
Since \(\text{reg}_1(r) = \text{reg}'_1(r)\) we know that only the rule for if where the register is 0 can be applied to derive \((c_1, \text{pa}_1, \text{reg}_1) \rightarrow (c_2, \text{pa}_2)\) and \((c'_1, \text{pa}_1', \text{reg}_1') \rightarrow (c'_2, \text{pa}_2')\). From this rule we obtain \(c_2 = c_1, c'_2 = c'_1, \text{pa}_2 = \text{pa}_1, \text{pa}_2' = \text{pa}_1'\).
From \(c_2 = c_1, \text{pa}_2 = \text{pa}_1, c'_2 = c'_1, \text{pa}_2' = \text{pa}_1'\) and \((c_1, \text{pa}_1, |) \approx_{L_{\text{reg}(r)}}(c'_1, \text{pa}_1'|)\) we get by definition of \(\approx_{L_{\text{reg}(r)}}\) that \((c_2, \text{pa}_2, |) \approx_{L_{\text{const}(r)}}(c'_2, \text{pa}_2', |)\).
From \(\text{pa}_2 = \text{pa}_1\) and \(\text{pa}_2' = \text{pa}_1'\) we get \(\text{pa}_2[i] = \text{pa}_1[i]\) and \(\text{pa}_2'[i] = \text{pa}_1'[i]\) for all \(j \neq i\).

**Case** \((\text{lev}(r) = \text{High})\):
From the two rules for if in Figure 7 of the article we get \(c_2 = c_A\) and \(c'_2 = c_B\) for some \(A, B \in \{t, e\}\).
\(\text{pa}_2 = \text{pa}_1\) and \(\text{pa}_2' = \text{pa}_1'\).
From \((c_1, \text{pa}_1, \text{reg}_1) \approx_{L_{\text{reg}(r)}}(c'_1, \text{pa}_1'|)\) we get by definition of \(\approx_{L_{\text{reg}(r)}}\) that \(\text{pc}, \text{pt} \vdash_{\text{lev}} c_2 \hat{=} (\text{pt}', \text{pt}, \text{pt} \vdash_{\text{lev}} c'_2 \hat{=} (\text{pt}'', \text{pt}, \text{pt} \vdash_{\text{lev}} \text{pa}_1 |)\) and \(\text{pt} \vdash_{\text{lev}} \text{pa}_1' |\).
From \(\text{lev}(r) = \text{High}\) we get that \(\text{pc}, \text{pt} \vdash_{\text{lev}} c_2 \hat{=} (\text{pt}')\) and \(\text{pc}, \text{pt} \vdash_{\text{lev}} c'_2 \hat{=} (\text{pt}'', \text{pt})\) are derived with rule [CH]. Hence, from rule [CH] we get \(\text{pt} \vdash_{\text{High}}\).
From [CH] we also get \(\text{High}, \text{High} \vdash_{\text{lev}} c_2 \hat{=} (\text{High})\) and \(\text{High}, \text{High} \vdash_{\text{lev}} c'_2 \hat{=} (\text{High})\).
From \(c_2 = c_A\) and \(c'_2 = c_B\) for some \(A, B \in \{t, e\}\), \(\text{pa}_2 = \text{pa}_1\) and \(\text{pa}_2' = \text{pa}_1'\), \(\text{High}, \text{High} \vdash_{\text{lev}} c_2 \hat{=} (\text{High})\).
From \(c_2 = c_A\) and \(c'_2 = c_B\) for some \(A, B \in \{t, e\}\), \(\text{pa}_2 = \text{pa}_1\) and \(\text{pa}_2' = \text{pa}_1'\) we get by definition of \(\approx_{L_{\text{reg}(r)}}\) that \((c_2, \text{pa}_2, |) \approx_{L_{\text{const}(r)}}(c'_2, \text{pa}_2', |)\).
From \(\text{pa}_2 = \text{pa}_1\) and \(\text{pa}_2' = \text{pa}_1'\) we get \(\text{pa}_2[i] = \text{pa}_1[i]\) and \(\text{pa}_2'[i] = \text{pa}_1'[i]\) for all \(j \neq i\).

**Case** \((c_1 = \text{load}, r \neq x)\):
In this case, \(c'_1 = \text{load}, r \neq x\) follows from \(c_1 = c'_1\).
From \((c_1, \text{pa}_1, \text{reg}_1) \rightarrow (c_2, \text{pa}_2)\) and \((c', \text{pa}'_1, \text{reg}_1') \rightarrow (c'_2, \text{pa}'_2)\) we get by the semantics rules of load with a constant from Figure 7 in the article that \(c_2 = c_1, c'_2 = c', \text{pa}_2 = \text{pa}_1::[(i, v \circ \text{const} \circ r)]\) and \(\text{pa}_2' = \text{pa}_1'::[(i, v \circ \text{const} \circ r)]\).
Hence, \(\text{pa}_2[i] = \text{pa}_1[i]\) and \(\text{pa}_2'[i] = \text{pa}_1'[i]\) for all \(j \neq i\).
From \((c_1, \text{pa}_1, |) \approx_{L_{\text{reg}(r)}}(c'_1, \text{pa}'_1|)\) we get \(\text{pa}_1 :: \approx_{L_{\text{reg}(r)}} \text{pa}_1' |\). From this combined with fencefree(\text{pa}_1 |) and fencefree(\text{pa}_1') we get by definition of \(\approx_{L_{\text{reg}(r)}}\) that \(\text{pa}_1 :: [(i, v \circ \text{const} \circ r)] \approx_{L_{\text{reg}(r)}} \text{pa}_1' :: [(i, v \circ \text{const} \circ r)]\).
Hence, \(\text{pa}_2 :: \approx_{L_{\text{reg}(r)}} \text{pa}_2'\).
From \(\text{pa}_2 :: \approx_{L_{\text{reg}(r)}} \text{pa}_2' \neq |\), \(c_2 = \epsilon\) and \(c'_2 = \epsilon\) we get by definition of \(\approx_{L_{\text{reg}(r)}}\) that \((c_2, \text{pa}_2, |) \approx_{L_{\text{reg}(r)}}(c'_2, \text{pa}_2', |)\).

**Case** \((c_1 = \text{store}, x \neq r)\):
In this case, \(c'_1 = \text{store}, x \neq r\) follows from \(c_1 = c'_1\).
From \((c_1, \text{pa}_1, \text{reg}_1) \rightarrow (c_2, \text{pa}_2)\) and \((c', \text{pa}'_1, \text{reg}_1') \rightarrow (c'_2, \text{pa}'_2)\) we get by the semantics rules of store from Figure 7 in the article that \(c_2 = c_1, c'_2 = c', \text{pa}_2 = \text{pa}_1::[(i, x \leftarrow \text{reg}(r)@r)]\) and \(\text{pa}_2' = \text{pa}_1'::[(i, x \leftarrow \text{reg}(r)@r)]\).
Hence, \(\text{pa}_2[i] = \text{pa}_1[i]\) and \(\text{pa}_2'[i] = \text{pa}_1'[i]\) for all \(j \neq i\).
We distinguish two cases based on the security domain of the variable.

**Case** \((\text{lev}(x) = \text{High})\):
From $\text{lev}(x) = \text{High}$ we get by definition of $=^{\text{obs}}_L$ that $x \leftarrow \text{reg}_1(r) @ r$.
From this combined with $pa_1 | \approx^{\text{obs}}_L pa'_1 |$, fencefree($pa_1 |$), fencefree($pa'_1 |$), $pa_2 = pa_4 | [(i, x \leftarrow \text{reg}_1(r) @ r)]$ we get $pa_2 | \approx^{\text{obs}}_L pa'_2 |$.

From $pa_2 | \approx^{\text{obs}}_L pa'_2 |$, $c_2 = \epsilon$ and $c'_2 = \epsilon$ we get by definition of $\approx^{\text{obs}}_L$ that $(c_2, pa_3 |)$.

Case ($\text{lev}(x) = \text{Low}$):

From $(c_1, pa_1 |) \approx^{\text{obs}}_L (c_1', pa'_1 |)$ we get by definition of $\approx^{\text{obs}}_L$ that $pc, pt \triangleright^{\text{lev}} c_1 \triangleright (pt')$, $pc, pt \triangleright^{\text{lev}} c_1' \triangleright (pt'')$, $pt \triangleright^{\text{lev}} pa_1 |$ and $pt \triangleright^{\text{lev}} pa'_1 |$. From $\text{lev}(x) = \text{Low}$ we get by rule [CST] that $(c_1, pa_1 |) \approx^{\text{obs}}_L (c_1', pa'_1 |)$.

Hence, $x \leftarrow \text{reg}_2(r) @ r$ and by definition of $=^{\text{obs}}_L$ we get $x \leftarrow \text{reg}_2(r) @ r$.

From this combined with $pa_1 | \approx^{\text{obs}}_L pa'_1 |$, fencefree($pa_1 |$), fencefree($pa'_1 |$), $pa_2 = pa_4 | [(i, x \leftarrow \text{reg}_2(r) @ r)]$ and $pa'_2 = pa_4 | [(i, v' \approx \text{eq}(r_2, r_3) @ r_1)]$ we get $pa_2 | \approx^{\text{obs}}_L pa'_2 |$.

From $pa_2 | \approx^{\text{obs}}_L pa'_2 |$, $c_2 = \epsilon$ and $c'_2 = \epsilon$ we get by definition of $\approx^{\text{obs}}_L$ that $(c_2, pa_3 |)$.

Case ($c_1 = \text{eq}$, $r_1 r_2 r_3$):

In this case, $c'_1 = \text{eq}$, $r_1 r_2 r_3$ follows from $c_1 = c'_1$.
From $(c_1, pa_1 |, \text{reg}_1) \rightarrow (c_2, pa_3 |)$ and $(c'_1, pa'_1 |, \text{reg}_1) \rightarrow (c'_2, pa'_3 |)$ we get by the semantics rules of eq from Figure 7 in the article that $c_2 = \epsilon$, $c'_2 = \epsilon$, $pa_2 = pa_2 | [(i, v \approx \text{eq}(r_2, r_3) @ r_1)]$ and $pa'_2 = pa_2 | [(i, v' \approx \text{eq}(r_2, r_3) @ r_1)]$.

Hence, $pa_2 | j = pa_3 | j$ and $pa'_2 | j = pa'_3 | j$ for all $j \neq i$.

We distinguish two cases based on the security domain of the register $r_1$.

Case ($\text{lev}(r_1) = \text{High}$):

From $\text{lev}(r_1) = \text{High}$ we get by definition of $=^{\text{obs}}_L$ that $v @ \text{eq}(r_2, r_3) @ r_1 =^{\text{obs}}_L v' @ \text{eq}(r_2, r_3) @ r_1$.
From this combined with $pa_1 | \approx^{\text{obs}}_L pa'_1 |$, fencefree($pa_1 |$), fencefree($pa'_1 |$), $pa_2 = pa_4 | [(i, v \approx \text{eq}(r_2, r_3) @ r_1)]$ and $pa'_2 = pa_4 | [(i, v' \approx \text{eq}(r_2, r_3) @ r_1)]$ we get $pa_2 | \approx^{\text{obs}}_L pa'_2 |$.

Case ($\text{lev}(r_1) = \text{Low}$):

From $(c_1, pa_1 |) \approx^{\text{obs}}_L (c_1', pa'_1 |)$ we get by definition of $\approx^{\text{obs}}_L$ that $pc, pt \triangleright^{\text{lev}} c_1 \triangleright (pt')$, $pc, pt \triangleright^{\text{lev}} c_1' \triangleright (pt'')$, $pt \triangleright^{\text{lev}} pa_1 |$ and $pt \triangleright^{\text{lev}} pa'_1 |$. From $\text{lev}(r_1) = \text{Low}$ we get by rule [COP] that $(c_1, pa_1 |) \approx^{\text{obs}}_L (c_1', pa'_1 |)$.

From this combined with $reg_1 = \text{reg}_1$ we get $reg_1 = \text{reg}_1$ and $reg_2 = \text{reg}_2$ and, thus, $(c_1, pa_1 |, \text{reg}_1) \rightarrow (c_2, pa_3 |)$ and $(c'_1, pa'_1 |, \text{reg}_1) \rightarrow (c'_2, pa'_3 |)$ are derived with the same rule from Figure 7 in the article. Hence, $v = v'$. From this we get $v @ \text{eq}(r_2, r_3) @ r_1 =^{\text{obs}}_L v' @ \text{eq}(r_2, r_3) @ r_1$.

From this combined with $pa_1 | \approx^{\text{obs}}_L pa'_1 |$, fencefree($pa_1 |$), fencefree($pa'_1 |$), $pa_2 = pa_4 | [(i, v \approx \text{eq}(r_2, r_3) @ r_1)]$ and $pa'_2 = pa_4 | [(i, v' \approx \text{eq}(r_2, r_3) @ r_1)]$ we get $pa_2 | \approx^{\text{obs}}_L pa'_2 |$.

From $pa_2 | \approx^{\text{obs}}_L pa'_2 |$, $c_2 = \epsilon$ and $c'_2 = \epsilon$ we get by definition of $\approx^{\text{obs}}_L$ that $(c_2, pa_3 |)$.

Case ($c_1 = \text{and}$, $r_1 r_2 r_3$):

In this case, $c'_1 = \text{and}$, $r_1 r_2 r_3$ follows from $c_1 = c'_1$.
From $(c_1, pa_1 |, \text{reg}_1) \rightarrow (c_2, pa_3 |)$ and $(c'_1, pa'_1 |, \text{reg}_1) \rightarrow (c'_2, pa'_3 |)$ we get by the semantics rules of and from Figure 7 in the article that $c_2 = \epsilon$, $c'_2 = \epsilon$, $pa_2 = pa_2 | [(i, v \land \text{and}(r_2, r_3) @ r_1)]$ and $pa'_2 = pa_2 | [(i, v' \land \text{and}(r_2, r_3) @ r_1)]$.

Hence, $pa_2 | j = pa_3 | j$ and $pa'_2 | j = pa'_3 | j$ for all $j \neq i$.

We distinguish two cases based on the security domain of the register $r_1$.

Case ($\text{lev}(r_1) = \text{High}$):

From $\text{lev}(r_1) = \text{High}$ we get by definition of $=^{\text{obs}}_L$ that $v @ \text{and}(r_2, r_3) @ r_1 =^{\text{obs}}_L v' @ \text{and}(r_2, r_3) @ r_1$.
From this combined with $pa_1 | \approx^{\text{obs}}_L pa'_1 |$, fencefree($pa_1 |$), fencefree($pa'_1 |$), $pa_2 = pa_4 | [(i, v \land \text{and}(r_2, r_3) @ r_1)]$ and $pa'_2 = pa_4 | [(i, v' \land \text{and}(r_2, r_3) @ r_1)]$ we get $pa_2 | \approx^{\text{obs}}_L pa'_2 |$.

Case ($\text{lev}(r_1) = \text{Low}$):

From $(c_1, pa_1 |) \approx^{\text{obs}}_L (c_1', pa'_1 |)$ we get by definition of $\approx^{\text{obs}}_L$ that $pc, pt \triangleright^{\text{lev}} c_1 \triangleright (pt')$, $pc, pt \triangleright^{\text{lev}} c_1' \triangleright (pt'')$, $pt \triangleright^{\text{lev}} pa_1 |$ and $pt \triangleright^{\text{lev}} pa'_1 |$. From $\text{lev}(r_1) = \text{Low}$ we get by rule [COP] that $\text{lev}(r_1) = \text{Low}$.
From this combined with $reg_1 = \text{reg}_1$ we get $reg_1 = \text{reg}_1$ and $reg_2 = \text{reg}_2$ and, thus, $(c_1, pa_1 |, \text{reg}_1) \rightarrow (c_2, pa_3 |)$ and $(c'_1, pa'_1 |, \text{reg}_1) \rightarrow (c'_2, pa'_3 |)$ are derived with the same rule from Figure 7 in the article. Hence, $v = v'$. From this we get $v @ \text{and}(r_2, r_3) @ r_1 =^{\text{obs}}_L v' @ \text{and}(r_2, r_3) @ r_1$.

From this combined with $pa_1 | \approx^{\text{obs}}_L pa'_1 |$, fencefree($pa_1 |$), fencefree($pa'_1 |$), $pa_2 = pa_4 | [(i, v \land \text{and}(r_2, r_3) @ r_1)]$ and $pa'_2 = pa_4 | [(i, v' \land \text{and}(r_2, r_3) @ r_1)]$ we get $pa_2 | \approx^{\text{obs}}_L pa'_2 |$. 42
pa_2 = pa_1::[(i, v@and(r_2, r_3) ⊕ r_1)] and pa'_2 = pa'_1::[(i, v@and(r_2, r_3) ⊕ r_1)] we get $pa_2 \mid_{L} \approx_{Ob^*} pa'_2 \mid_{L}$.

From $pa_2 \mid_{L} \approx_{Ob^*} pa'_2 \mid_{L}$, $c_2 = \epsilon$ and $c'_2 = \epsilon$ we get by definition of $\approx_{L(Cu(e)) \times Ob^*}$ that $(c_2, pa_2 \mid_{i}) \approx_{L(Cu(e)) \times Ob^*} (c'_2, pa'_2 \mid_{i})$.

Case (c_1 = spawn, c):

In this case, $c_1 = spawn, c$ follows from $c_1 = c'_1$.

From $\langle c_1, pa_1, req_1 \rangle \rightarrow \langle c_2, pa_2 \rangle$ and $\langle c'_1, pa'_1, req'_1 \rangle \rightarrow \langle c'_2, pa'_2 \rangle$ we get by the semantics rules of spawn that $c_2 = \epsilon$, $c'_2 = \epsilon$, $pa_2 = pa_1::[(i, r_\neq)]$ and $pa'_2 = pa'_1::[(i, r_\neq)]$. Hence, $pa_2 \mid_{j} = pa_1 \mid_{j}$ and $pa'_2 \mid_{j} = pa'_1 \mid_{j}$ for all $j \neq i$.

From [CSP] we get $pt \mid_{L} \approx_{lev} c \circ (pt'' \mid_{L})$ for some $pt'' \mid_{L} \in \{Low, High\}$. From the definition of $\approx_{L}$ we get $\approx_{L} = \approx_{L} = \approx_{L}$. From the two previous facts combined with $pa_1 \mid_{L} \approx_{Ob^*} pa'_1 \mid_{L}$, $\text{fencefree}(pa_1 \mid_{L})$, $\text{fencefree}(pa'_1 \mid_{L})$, $pa_2 = pa_1::[(i, r_\neq)]$ and $pa'_2 = pa'_1::[(i, r_\neq)]$ we get $pa_2 \mid_{L} \approx_{Ob^*} pa'_2 \mid_{L}$.

From $pa_2 \mid_{L} \approx_{Ob^*} pa'_2 \mid_{L}$, $c_2 = \epsilon$ and $c'_2 = \epsilon$ we get by definition of $\approx_{L(Cu(e)) \times Ob^*}$ that $(c_2, pa_2 \mid_{i}) \approx_{L(Cu(e)) \times Ob^*} (c'_2, pa'_2 \mid_{i})$.

As induction hypothesis we assume that $(c_2, pa_2 \mid_{i}) \approx_{L(Cu(e)) \times Ob^*} (c'_2, pa'_2 \mid_{i})$. $pa_2 \mid_{i} \approx_{L} \approx_{Ob^*} pa'_2 \mid_{i}$, $pa_2 \mid_{i} \approx_{L} \approx_{Ob^*} pa'_2 \mid_{i}$, $pa_2 \mid_{j} = pa_1 \mid_{j}$ and $pa'_2 \mid_{j} = pa'_1 \mid_{j}$ for all $j \neq i$ holds for derivations with arbitrary length $n$.

For the induction step let the derivation length be $n' = n + 1$. From the calculus for deriving $(c_1, pa_1, req_1) \rightarrow (c_2, pa_2)$ we know that only the rules for sequential composition can have a derivation length larger than 1. We distinguish two cases based on the semantics rule for sequential composition used for deriving $(c_1, pa_1, req_1) \rightarrow (c_2, pa_2)$.

Case (Sequential Composition with $\langle c_4, pa_1, req_1 \rangle \rightarrow_{i} (c_5, pa_2)$):

In this case, $c_1 = c_4, c_B$ and $c_1 = c'_4, c_B$ due to $c_1 = c'_1$. From the assumption of this case we get $\langle c_4, pa_1, req_1 \rangle \rightarrow_{i} (c_5, pa_2)$. From this we get that $c_4$ is an instruction that terminates in one step. The only instruction that may terminate in one or more steps is while. However, since while is only typeable with a Low-register and $req_1 = R diff \rightarrow$ we know that while terminates in one step starting in $req_1$. Hence, from $(c_4, pa_1, req_1) \rightarrow_{i} (c_5, pa_2)$ we obtain $(c_5, pa_1', req_1') \rightarrow_{i} (c_5, pa_1')$.

Since $(c_4, pa_1, req_1) \rightarrow_{i} (c_5, pa_3)$ is derived in $n' - 1 = n$ steps we can apply the induction hypothesis to obtain $pa_3 \mid_{i} \approx_{L} \approx_{Ob^*} pa_3 \mid_{i}, pa_3 \mid_{j} = pa_1 \mid_{j}$ and $pa'_3 \mid_{j} = pa'_1 \mid_{j}$ for all $j \neq i$.

From semantics rule of sequential composition we get $c_5 = c_B, c_5' = c_B, pa_3 = pa_3' and pa_3' = pa_3'$. This combined with $pa_3 \mid_{i} \approx_{L} \approx_{Ob^*} pa'_3 \mid_{i}$ we get by definition of $\approx_{L(Cu(e)) \times Ob^*}$ that $(c_2, pa_2 \mid_{i}) \approx_{L(Cu(e)) \times Ob^*} (c'_2, pa'_2 \mid_{i})$.

Case (Sequential Composition with $\langle c_4, pa_1, req_1 \rangle \rightarrow_{i} (c_5, pa_2)$):

In this case, $c_1 = c_4, c_B$ and $c_1 = c'_4, c_B$ due to $c_1 = c'_1$. From the assumption of this case we get $\langle c_4, pa_1, req_1 \rangle \rightarrow_{i} (c_5, pa_3)$. From this we get that $c_4$ is an instruction that does not terminate in one step. The only instruction that may terminate in one or more steps is while. However, since while is only typeable with a Low-register and $req_1 = R diff \rightarrow$ we know that while terminates in more than one step starting in $req_1$ if and only if while terminates in one step starting in $req_1$. Hence, from $(c_4, pa_1, req_1) \rightarrow_{i} (c_5, pa_3)$ we obtain $(c_4, pa_1', req_1') \rightarrow_{i} (c_5, pa_2)$. Since $(c_4, pa_1, req_1) \rightarrow_{i} (c, pa_5)$ is derived in $n' - 1 = n$ steps we can apply the induction hypothesis to obtain $(c, pa_3) \approx_{L(Cu(e)) \times Ob^*} (c'_2, pa_3)$. Hence, from $(c_4, pa_1, req_1) \rightarrow_{i} (c, pa_3)$ we obtain $(c_4, pa_1, req_1) \rightarrow_{i} (c'_4, pa_2)$. Since $(c_4, pa_1, req_1) \rightarrow_{i} (c, pa_5)$ is derived in $n' - 1 = n$ steps we can apply the induction hypothesis to obtain $(c_2, pa_3) \approx_{L(Cu(e)) \times Ob^*} (c'_2, pa_3)$.

From $\langle c_4, pa_1, req_1 \rangle \rightarrow_{i} (c, pa_3)$ we get by the third condition of the definition of $\approx_{L(Cu(e)) \times Ob^*}$ that $(c_2, pa_3) \approx_{L(Cu(e)) \times Ob^*} (c'_2, pa_3)$. From semantics rule of sequential composition we get $c_2 = c_B, c'_2 = c'_B, c_2, pa_2 = pa_3 and pa_2' = pa_3'$. This combined with $(cc, c_B, pa_3) \approx_{L(Cu(e)) \times Ob^*} (c'_C, c_B, pa_3)$ we get by definition of $\approx_{L(Cu(e)) \times Ob^*}$ that $(c_2, pa_2 \mid_{i}) \approx_{L(Cu(e)) \times Ob^*} (c'_2, pa'_2 \mid_{i})$.

The following lemma shows that an execution step of a High-typeable instruction results in a High-typeled obligation list, i.e. such an execution step does not add an obligation that causes the obligation list to become Low.

**Lemma 33.** If $(c_A, c_B, pa_1, req) \rightarrow_{i} (c_C, pa_2)$, High, $pt \mid_{L} \rightarrow \text{fencefree}(pa_1 \mid_{i})$ and $\text{High} \mid_{L} \rightarrow \text{lev} \rightarrow \text{pa}_1 \mid_{i}$ with $c_C \in C$, then High $\mid_{L} \rightarrow \text{lev} \rightarrow \text{pa}_2 \mid_{i}$.

**Proof:** From $(c_A, c_B, pa_1, req) \rightarrow_{i} (c_C, pa_2)$ we know by the rules for sequential composition that $(c_A, pa_1, req) \rightarrow_{i} (c'_A, pa_2)$ is derivable for some $c'_A \in (C \cup \{e\})$.

We prove this lemma by an induction on the derivation length of the judgment $(c_A, pa_1, req) \rightarrow_{i} (c'_A, pa_2)$. The induction base are derivations with a length of 1. Derivations with length 1 are possible for all instructions that are not sequentially composed.
Let \( \text{reg1} \in \text{Reg}, \text{pa1}, \text{pa2} \in \text{Pa}, \text{cA}, \text{cB}, \text{cC} \in \mathbb{C} \) be arbitrary with \( \langle \text{cA}; \text{cB}, \text{pa1}, \text{reg} \rangle \rightarrow_i \langle \text{cC}, \text{pa2} \rangle \) with \( \text{cC} \in \mathbb{C}, \text{High}, \text{pt} \vdash_{\text{lev}} \text{cA} \odot (\text{pt}') \), fencefree(\text{pa1} \mid_1) and \( \text{High} \vdash_{\text{lev}} \text{pa1} \mid_1 \).

We make a case distinction on the shapes of \( \text{cA} \) for which a derivation in one step is possible, i.e. all instructions except sequential composition.

Case \((\text{cA} = \text{skip})\):
In this case we get from rule of \text{skip} that \( \text{pa2} = \text{pa1} \). Hence, \( \text{High} \vdash_{\text{lev}} \text{pa2} \mid_1 \) follows directly from \( \text{High} \vdash_{\text{lev}} \text{pa1} \mid_1 \).

Case \((\text{cA} = \text{while}, r \text{ do } c' \text{ od})\):
This case is not applicable, because rule \([\text{CWH}]\) requires that \( \text{pt} = \text{Low} \), i.e. \( \text{Low}, \text{pt} \vdash_{\text{lev}} \text{cA} \odot (\text{Low}) \).

Case \((\text{cA} = \text{if} _i r \text{ then } c_1 \text{ else } c_2)\):
In this case we get from the rules of if that \( \text{pa2} = \text{pa1} \). Hence, \( \text{High} \vdash_{\text{lev}} \text{pa2} \mid_1 \) follows directly from \( \text{High} \vdash_{\text{lev}} \text{pa1} \mid_1 \).

Case \((\text{cA} = \text{load}, r \text{ v})\):
In this case we get from the rule of \text{load} with a constant that \( \text{pa2} = \text{pa1} \mid_1 : [(i, v@\text{const} \odot r)] \).
From \( \text{High}, \text{pt} \vdash_{\text{lev}} \text{cA} \odot (\text{pt}') \) we get by rule [\text{CLC}] that \( \text{lev}(r) = \text{High} \). Hence, from rule [\text{PC}] we get \( \text{High} \vdash_{\text{lev}} \text{pa2} \mid_1 \).

Case \((\text{cA} = \text{store}, r \text{ x})\):
In this case we get from the rule of \text{store} with a variable that \( \text{pa2} = \text{pa1} \mid_1 : [(i, x \leftarrow \text{reg1}(r)@r)] \).
From \( \text{High}, \text{pt} \vdash_{\text{lev}} \text{cA} \odot (\text{pt}') \) we get by rule [\text{CLX}] that \( \text{lev}(r) = \text{High} \). Hence, from rule [\text{PL}] we get \( \text{High} \vdash_{\text{lev}} \text{pa2} \mid_1 \).

Case \((\text{cA} = \text{eq}, r_1 \ r_2 \ r_3)\):
In this case we get from the rules of \text{eq} that \( \text{pa2} = \text{pa1} \mid_1 : [(i, v@\text{eq}(r_2, r_3) \odot r_1)] \).
From \( \text{High}, \text{pt} \vdash_{\text{lev}} \text{cA} \odot (\text{pt}') \) we get by rule [\text{COP}] that \( \text{lev}(r_1) = \text{High} \). Hence, from rule [\text{PV}] we get \( \text{High} \vdash_{\text{lev}} \text{pa2} \mid_1 \).

Case \((\text{cA} = \text{and}, r_1 \ r_2 \ r_3)\):
In this case we get from the rules of \text{and} that \( \text{pa2} = \text{pa1} \mid_1 : [(i, v@\text{and}(r_2, r_3) \odot r_1)] \).
From \( \text{High}, \text{pt} \vdash_{\text{lev}} \text{cA} \odot (\text{pt}') \) we get by rule [\text{COP}] that \( \text{lev}(r_1) = \text{High} \). Hence, from rule [\text{PV}] we get \( \text{High} \vdash_{\text{lev}} \text{pa2} \mid_1 \).

Case \((\text{cA} = \text{spawn}, c)\):
This case is not applicable, because rule \([\text{CSP}]\) requires that \( \text{pt} = \text{Low} \), i.e. \( \text{Low}, \text{pt} \vdash_{\text{lev}} \text{cA} \odot (\text{Low}) \).

As induction hypothesis we assume that \( \text{High} \vdash_{\text{lev}} \text{pa2} \mid_1 \) holds for derivations with arbitrary length \( n \).

For the induction step let the derivation length be \( n' = n + 1 \). From the calculus for deriving \( \langle \text{cA}, \text{pa1} \mid_1 \rangle \rightarrow_i \langle \text{cA}', \text{pa2} \rangle \) we know that only the rules for sequential composition can have a derivation length larger than 1.

From the semantics rules of sequential composition we know that \( \langle \text{cd}, \text{pa1}, \text{reg} \rangle \rightarrow_i \langle \text{cD'}, \text{pa2} \rangle \) is derivable for some \( \text{cd} \in \mathbb{C} \) and \( \text{cD'} \in \mathbb{C} \cup \{\} \) with \( \text{cA} = \text{cd} ; \text{cE} \) for some \( \text{cE} \). From this combined with \( \text{High}, \text{pt} \vdash_{\text{lev}} \text{cA} \odot (\text{pt}') \) we get by rule [\text{CSQ}] that \( \text{High}, \text{pt} \vdash_{\text{lev}} \text{cD} \odot (\text{pt}') \). Hence, we can apply the induction hypothesis to obtain \( \text{High} \vdash_{\text{lev}} \text{pa2} \mid_1 \), because the derivation length of \( \langle \text{cd}, \text{pa1}, \text{reg} \rangle \rightarrow_i \langle \text{cD'}, \text{pa2} \rangle \) is \( n' - 1 = n \).

The following lemma shows that a step of a \text{High}-typeable instruction with a \text{High}-typeable list of obligations results in an instruction and obligation list that is \text{Low}-similar to the original instruction and obligation list.

**Lemma 34** (Confinement of Thread Step). If \( \langle c_1, \text{pa1}, \text{reg} \rangle \rightarrow_i \langle c_2, \text{pa2} \rangle, \text{High}, \text{High} \vdash_{\text{lev}} c_1 \odot (\text{High}) \) and \( \text{High} \vdash_{\text{lev}} \text{pa1} \mid_1 \), then \( \langle c_1, \text{pa1} \mid_1 \rangle \approx^{L} \text{Load}(c_1) \times \text{Ob}^{\text{r}} \langle c_2, \text{pa2} \mid_1 \rangle \).

**Proof:** Let \( c_1 \in \mathbb{C}, \text{pa1}, \text{pa2} \in \text{Pa}, \text{reg} \in \text{Reg} \) and \( c_2 \in \mathbb{C} \cup \{\} \) be arbitrary such that \( \langle c_1, \text{pa1}, \text{reg} \rangle \rightarrow_i \langle c_2, \text{pa2} \rangle \), \( \text{High}, \text{High} \vdash_{\text{lev}} c_1 \odot (\text{High}) \) and \( \text{High} \vdash_{\text{lev}} \text{pa1} \mid_1 \).

We prove this lemma by an induction on the derivation length of \( \langle c_1, \text{pa1}, \text{reg} \rangle \rightarrow_i \langle c_2, \text{pa2} \rangle \). The induction base are derivations with a length of 1. Derivations with a length of 1 are possible with all instructions that are not sequentially composed. We distinguish cases based on the shape of \( c_1 \) for which the derivation length is 1.

Case \((c_1 = \text{skip})\):
In this case we get from rule of \text{skip} that \( \text{pa2} = \text{pa1} \) and \( c_2 = \epsilon \). Hence, \( \text{High} \vdash_{\text{lev}} \text{pa2} \mid_1 \) follows directly from \( \text{High} \vdash_{\text{lev}} \text{pa1} \mid_1 \).
From \( c_2 = \epsilon \) we get by rule [\text{EM}] that \( \text{High}, \text{High} \vdash_{\text{lev}} c_2 \odot (\text{High}) \).
From High, High ⊢_lev c_1 ◦ (High), High, High ⊢_lev c_2 ◦ (High), High ⊢_lev pa_1 ↾_i and High ⊢_lev pa_2 ↾_i, we get by definition of \( \approx{L}^{(C∪{ ϵ})×Ob} \) that \( (c_1, pa_1 ↾_i) \approx{L}^{(C∪{ ϵ})×Ob} (c_2, pa_2 ↾_i) \).

Case \( (c_A = \text{while}, r \text{ do } c' \text{ od}) \):
This case is not applicable, because rule [CWH] requires that \( pt = \text{Low} \), i.e. \( \text{Low}, pt \vdash_{_lev} c_A \odot (\text{Low}) \).

Case \( (c_A = \text{if}, \ r \text{ then } c_1 \text{ else } c_2 \text{ fi}) \):
In this case we get from the rules of if that \( pa_2 = pa_1 \) and \( c_2 = c \) for some \( c \in \{ c_1, c_2 \} \). Hence, \( \text{High} \vdash_{_lev} pa_2 ↾_i \) follows directly from \( \text{High} \vdash_{_lev} pa_1 ↾_i \).
From the rule [CIL] and [CH] we get \( \text{High}, \text{High} \vdash_{_lev} c \odot (\text{High}) \) for all \( c \in \{ c_1, c_2 \} \). From \( c_2 = c \) for some \( c \in \{ c_1, c_2 \} \) we get \( \text{High}, \text{High} \vdash_{_lev} c_2 \odot (\text{High}) \).
From High, High \( \vdash_{_lev} c_1 \odot (\text{High}) \), High, High \( \vdash_{_lev} c_2 \odot (\text{High}) \), High \( \vdash_{_lev} pa_1 ↾_i \) and High \( \vdash_{_lev} pa_2 ↾_i \), we get by definition of \( \approx{L}^{(C∪{ ϵ})×Ob} \) that \( (c_1, pa_1 ↾_i) \approx{L}^{(C∪{ ϵ})×Ob} (c_2, pa_2 ↾_i) \).

Case \( (c_A = \text{load}, r \text{ v}) \):
In this case we get from the rule of load with a constant that \( pa_2 = pa_1 \odot ((i, v@\text{const} ⊃ r)) \) and \( c_2 = ϵ \). From High, \( pt \vdash_{_lev} c_A \odot (pt') \) we get by rule [CIL] that \( \text{lev}(r) = \text{High} \). Hence, from rule [PC] we get \( \text{High} \vdash_{_lev} pa_2 ↾_i \).
From \( c_2 = ϵ \) we get by rule [EM] that \( \text{High}, \text{High} \vdash_{_lev} c_2 \odot (\text{High}) \).
From High, High \( \vdash_{_lev} c_1 \odot (\text{High}) \), High, High \( \vdash_{_lev} c_2 \odot (\text{High}) \), High \( \vdash_{_lev} pa_1 ↾_i \) and High \( \vdash_{_lev} pa_2 ↾_i \), we get by definition of \( \approx{L}^{(C∪{ ϵ})×Ob} \) that \( (c_1, pa_1 ↾_i) \approx{L}^{(C∪{ ϵ})×Ob} (c_2, pa_2 ↾_i) \).

Case \( (c_A = \text{store}, x \ v) \):
In this case we get from the rule of store with a constant that \( pa_2 = pa_1 \odot ((i, x ← \text{reg}_1(r)@r)) \) and \( c_2 = ϵ \). From High, \( pt \vdash_{_lev} c_A \odot (pt') \) we get by rule [CST] that \( \text{lev}(x) = \text{High} \). Hence, from rule [PS] we get \( \text{High} \vdash_{_lev} pa_2 ↾_i \).
From \( c_2 = ϵ \) we get by rule [EM] that \( \text{High}, \text{High} \vdash_{_lev} c_2 \odot (\text{High}) \).
From High, High \( \vdash_{_lev} c_1 \odot (\text{High}) \), High, High \( \vdash_{_lev} c_2 \odot (\text{High}) \), High \( \vdash_{_lev} pa_1 ↾_i \) and High \( \vdash_{_lev} pa_2 ↾_i \), we get by definition of \( \approx{L}^{(C∪{ ϵ})×Ob} \) that \( (c_1, pa_1 ↾_i) \approx{L}^{(C∪{ ϵ})×Ob} (c_2, pa_2 ↾_i) \).

Case \( (c_A = \text{eq}, r_1 r_2 r_3) \):
In this case we get from the rules of eq that \( pa_2 = pa_1 \odot ((i, v@\text{eq}(r_2, r_3) ⊃ r_1)) \) and \( c_2 = ϵ \).
From High, \( pt \vdash_{_lev} c_A \odot (pt') \) we get by rule [COP] that \( \text{lev}(r_1) = \text{High} \). Hence, from rule [PV] we get \( \text{High} \vdash_{_lev} pa_2 ↾_i \).
From \( c_2 = ϵ \) we get by rule [EM] that \( \text{High}, \text{High} \vdash_{_lev} c_2 \odot (\text{High}) \).
From High, High \( \vdash_{_lev} c_1 \odot (\text{High}) \), High, High \( \vdash_{_lev} c_2 \odot (\text{High}) \), High \( \vdash_{_lev} pa_1 ↾_i \) and High \( \vdash_{_lev} pa_2 ↾_i \), we get by definition of \( \approx{L}^{(C∪{ ϵ})×Ob} \) that \( (c_1, pa_1 ↾_i) \approx{L}^{(C∪{ ϵ})×Ob} (c_2, pa_2 ↾_i) \).

Case \( (c_A = \text{and}, r_1 r_2 r_3) \):
In this case we get from the rule of and that \( pa_2 = pa_1 \odot ((i, v@\text{and}(r_2, r_3) ⊃ r_1)) \) and \( c_2 = ϵ \).
From High, \( pt \vdash_{_lev} c_A \odot (pt') \) we get by rule [COP] that \( \text{lev}(r_1) = \text{High} \). Hence, from rule [PV] we get \( \text{High} \vdash_{_lev} pa_2 ↾_i \).
From \( c_2 = ϵ \) we get by rule [EM] that \( \text{High}, \text{High} \vdash_{_lev} c_2 \odot (\text{High}) \).
From High, High \( \vdash_{_lev} c_1 \odot (\text{High}) \), High, High \( \vdash_{_lev} c_2 \odot (\text{High}) \), High \( \vdash_{_lev} pa_1 ↾_i \) and High \( \vdash_{_lev} pa_2 ↾_i \), we get by definition of \( \approx{L}^{(C∪{ ϵ})×Ob} \) that \( (c_1, pa_1 ↾_i) \approx{L}^{(C∪{ ϵ})×Ob} (c_2, pa_2 ↾_i) \).

Case \( (c_A = \text{spawn}, c) \):
This case is not applicable, because rule [CSP] requires that \( pt = \text{Low} \), i.e. \( \text{Low}, pt \vdash_{_lev} c_A \odot (\text{Low}) \).

As induction hypothesis we assume that \( (c_A, pa_1 ↾_i) \approx{L}^{(C∪{ ϵ})×Ob} (c_C, pa_2 ↾_i) \) holds for derivations with arbitrary length \( n \).

For the induction step let the derivation length be \( n' = n + 1 \). From the calculus for deriving \( \langle c_1, pa_1 ↾_i ⟩ \rightarrow_i ⟦c_2, pa_2⟧ \) we know that only the rules for sequential composition can have a derivation length larger than 1.

From the semantics rules we get \( pa_2 = pa_1; pa_3 \) for some \( pa_3 \) with \( |pa_3| ≤ 1 \) and \( |pa_3| = |pa_3 ↾_i| \).

Hence, \( c_1 = c_A; c_D \). From this combined with High, High \( \vdash_{_lev} c_1 \odot (\text{High}) \) we get by rule [CSQ] that \( \text{High}, \text{High} \vdash_{_lev} c_A \odot (pt) \) and \( \text{High}, \text{High} \vdash_{_lev} c_D \odot (\text{High}) \). From the calculus for typing we obtain that \( pt = \text{High} \).

From \( c_1 = c_A; c_D \) and \( \langle c_1, pa_1 ↾_i ⟩ \rightarrow_i ⟦c_2, pa_2⟧ \) we get by semantics of sequential composition we that \( (c_A, pa_1 ↾_i) \rightarrow_i (c_C, pa_2 ↾_i) \) is derivable for some \( c_C \in (C ∪ { ϵ }) \).

From High, High \( \vdash_{_lev} c_A \odot (\text{High}) \) we get by Lemma 24 that High, High \( \vdash_{_lev} c_C \odot (\text{High}) \). If \( c_C \neq ϵ \) we get from
High, High ⊢\text{lev} cC \circ (High) and High, High ⊢\text{lev} cB \circ (High) by rule [CSQ] that High, High ⊢\text{lev} cC; cB \circ (High).

From (semantics of sequential composition we get c2 = cB or c2 = cC; cB. Hence, we get either from High, High ⊢\text{lev} cB \circ (High) or High, High ⊢\text{lev} cC; cB \circ (High) that High, High ⊢\text{lev} c2 \circ (High).

From, High, High ⊢\text{lev} c1 \circ (High), High ⊢\text{lev} pa1 \mid i, and fencefree(pa1 \mid i) we get by Lemma 33 that High ⊢\text{lev} pa2 \mid i.

From pa2 = pa1 \mid i for some pa1 with |pa1| \leq 1 and |pa2| = |pa2 \mid i|, fencefree(pa1) and High ⊢\text{lev} pa2 \mid i, we get by definition of \( \approx_L \circ \text{lev} \circ \phi \) that pa1 \mid i \approx_L pa2 \mid i.

From High, High ⊢\text{lev} c1 \circ (High), High, High ⊢\text{lev} c2 \circ (High), High ⊢\text{lev} pa1 \mid i and High ⊢\text{lev} pa2 \mid i, we get by definition of \( \approx_L \circ \text{lev} \circ \phi \) that (c1, pa1 \mid i) \approx_L (c2, pa2 \mid i).

The following lemma shows that a step in a High-typeable prefix of an instruction with a High-typeable obligation list results in a Low-similar configuration.

Lemma 35 (Confinement of Next Step of a Thread). If \((\vec cs_1, (pa_1, \vec tr_1), gst_1) \implies_{\text{MM}} (\vec cs_2, (pa_2, \vec tr_2), gst_2), \vec cs_1(i) = cA; cB, \vec cs_2(i) = cC; cB, \vec cs_2(i) = cC; cB with cC ∈ C, (cA; cB, pa_1, \vec r_1), (cA; cB, pa_1, \vec r_2), pC, p\vec r \implies\text{lev} (\vec cs_1, (pa_1, \vec tr_1), gst_1), High \implies\text{lev} pa_1 \mid i and High, High \implies\text{lev} \vec cs_1 \circ (High), then \((\vec cs_1, (pa_1, \vec tr_1), gst_1) \approx_L \text{Conf} (\vec cs_2, (pa_2, \vec tr_2), gst_2)\) and High ⊢\text{lev} pa_2 \mid i hold.

Proof: Let \(\vec cs_1, \vec cs_2 : I \rightarrow (C \cup \{e\}), pa_1, pa_2 \in Pa, \vec tr_1, \vec tr_2 \in \vec T, gst_1, gst_2 \in Gst, cA, cB, cC \in C \) and \(i \in I\) be arbitrary with (\(\vec cs_1, (pa_1, \vec r_1), gst_1) \implies_{\text{MM}} (\vec cs_2, (pa_2, \vec r_2), gst_2)), \vec cs_1(i) = cA; cB, \vec cs_2(i) = cC; cB, \vec cs_2(i) = cC; cB, \vec cs_2(i) = cC, \vec cs_1(i) = cA; cB, \vec cs_2(i) = cC; cB.

From this combined with \(gst_2 = gst_1, \vec cs_2 = \vec cs_1\), \((\vec cs_2, (pa_2, \vec r_2), gst_2)\) we get by definition of \( \approx_L \) that (\(\vec cs_1, (pa_1, \vec r_1), gst_1) \approx_L \text{Conf} (\vec cs_2, (pa_2, \vec r_2), gst_2).

The following lemma shows that an execution step of an instruction that is typeable as High results in an instruction and list of obligations that are Low-similar to the original instruction and list of obligations.

Lemma 36 (Confinement of Threads). If \((\vec cs_1, (pa_1, \vec r_1), gst_1) \implies_{\text{MM}} (\vec cs_2, (pa_2, \vec r_2), gst_2)\) and \((\vec cs_1(i), pa_1, \vec r_1, gst_1) \implies_{\text{MM}} (\vec cs_2(i), pa_2, \vec r_2, gst_2)\) and High ⊢\text{lev} pa_1 \mid i and High, High ⊢\text{lev} \vec cs_1 \circ (High), \vec cs_2(i) \circ (High), then \((\vec cs_1, (pa_1, \vec r_1), gst_1) \approx_L \text{Conf} (\vec cs_2, (pa_2, \vec r_2), gst_2)\).

Proof: Let \(\vec cs_1, \vec cs_2 : I \rightarrow (C \cup \{e\}), pa_1, pa_2 \in Pa, \vec tr_1, \vec tr_2 \in \vec T, gst_1, gst_2 \in Gst \) and \(i \in I\) be arbitrary with (\(\vec cs_1, (pa_1, \vec r_1), gst_1) \implies_{\text{MM}} (\vec cs_2, (pa_2, \vec r_2), gst_2)), \vec cs_1(i) = cA; cB, \vec cs_2(i) = cC; cB, \vec cs_2(i) = cC; cB, \vec cs_2(i) = cC, \vec cs_1(i) = cA; cB, \vec cs_2(i) = cC; cB.

From this combined with \(gst_2 = gst_1, \vec cs_2 = \vec cs_1\), \((\vec cs_2, (pa_2, \vec r_2), gst_2)\) we get by definition of \( \approx_L \) that (\(\vec cs_1, (pa_1, \vec r_1), gst_1) \approx_L \text{Conf} (\vec cs_2, (pa_2, \vec r_2), gst_2).

The following lemma shows that fulfilling an obligation of a thread with a list of obligations that is typeable as High results in configuration that is Low-similar to the original configuration.

Lemma 37 (Confinement of Obligation Fulfilling). If \((\vec cs_1, (pa_1, \vec r_1), gst_1) \implies_{\text{MM}} (\vec cs_2, (pa_2, \vec r_2), gst_2)\) and \(pa_2 = pa_1 \mid m and pa_1[m] = (i, ob) and High \implies\text{lev} pa_1[0 \ldots k] \mid i\) for all \(k < m\), then \((\vec cs_1, (pa_1, \vec r_1), gst_1) \approx_L \text{Conf} (\vec cs_2, (pa_2, \vec r_2), gst_2)\) and \(\vec cs_2 = \vec cs_1\).

Proof: Let \(\vec cs_1, \vec cs_2 : I \rightarrow (C \cup \{e\}), pa_1, pa_2 \in Pa, \vec tr_1, \vec tr_2 \in \vec T, gst_1, gst_2 \in Gst \) and \(i \in I\) be arbitrary with (\(\vec cs_1, (pa_1, \vec r_1), gst_1) \implies_{\text{MM}} (\vec cs_2, (pa_2, \vec r_2), gst_2)\) and \(pa_2 = pa_1 \mid m and pa_1[m] = (i, ob) and High \implies\text{lev} pa_1[0 \ldots k] \mid i\) for all \(k < m\).
From \((\tilde{c}_3, (p_1, \tilde{r}_1), g_{st1}) \implies_{MM} (\tilde{c}_2, (p_2, \tilde{r}_2), g_{st2})\) and \(p_2 = p_1 \setminus m\) we get that \((\tilde{c}_3, (p_1, \tilde{r}_1), g_{st1}) \implies_{MM} (\tilde{c}_2, (p_2, \tilde{r}_2), g_{st2})\) must be derived with the second, third or fourth rule of Figure 5 in the article. Hence, \(\text{next}_{\Phi}(p_1, m)\) must hold. Since the program-order relaxations in Figures 1, 2 and 3 of the article do not allow reordering of an obligation \(ob' \in Fe\) we get: fencefree\((p_1[0 \ldots m])\).

From \(\text{High} \vdash_{\text{lev}} p_1[0 \ldots k] \vdash [\forall c \in C]\) for all \(k < m\) and fencefree\((p_1[0 \ldots m-1]) \vdash [\] \) we get by definition of \(\approx_{L}^{Ob}\) that \(p_1[1] \approx_{L}^{Ob} p_1[1].\) From this combined with \(p_2 = p_1 \setminus m\) we get \(p_1[1] \approx_{L}^{Ob} p_2[1].\)

From \(\text{High} \vdash_{\text{lev}} p_1[0 \ldots k] \vdash [\forall c \in C]\) for all \(k < m\) we get that \(ob \notin \{\not\vdash_{\Phi} e \in C\}\), because the only typing rule for these obligations is \([PT]\) and this rule is only applicable if \(pt = \text{Low}\). Hence, only the second and third rule of Figure 5 in the article are applicable.

From the second and third rule in Figure 5 of the article we get \(\tilde{c}_1 = \tilde{c}_2\) and either \(g_{st1} = g_{st2}\) or \(g_{st2} = g_{st1}[i \mapsto (\text{effect}(ob', g_{st1}[i]))]\). From the definition of \(\text{effect}\) we get that the only cases where \(g_{st1} \neq g_{st2}\) holds are the cases where \(ob\) is one of the following shapes \(v \not\equiv_{xx} r\) or \(x \equiv_{x} v \not\equiv_{r} r\) or \(e \circ r\). In these cases we get from \(\text{High} \vdash_{\text{lev}} p_1[0 \ldots k] \vdash [\forall c \in C]\) for all \(k < m\) by the rules \([PS]\), \([PL]\), \([PC]\) and \([PV]\) that the domain assignment assigns \(\text{High}\) to the target variable or register. Hence, \(g_{st1} = g_{st2}\).

From \(\tilde{c}_1 = \tilde{c}_2\), \(p_1[1] \approx_{L}^{Ob} p_2[1]\), \(g_{st1} \approx_{Gst} g_{st2}\) we get by definition of \(\approx_{L}^{Conf}\) that \((\tilde{c}_1, (p_1, \tilde{r}_1)), g_{st1}) \approx_{L}^{Conf} (\tilde{c}_2, (p_2, \tilde{r}_2), g_{st2})\).

The following lemma shows that an execution step from a configuration can be matched by a (possibly empty) sequence of execution steps from a Low-similar configuration such that the resulting configurations are Low-similar again.

**Lemma 38 (One Step Security).** If \((\tilde{c}_1, (p_1, \tilde{r}_1), g_{st1}) \approx_{L}^{Conf} (\tilde{c}_2, (p_1', \tilde{r}_1'), g_{st1}'\)) holds and \((\tilde{c}_1, (p_1, \tilde{r}_1), g_{st1}) \implies_{MM} (\tilde{c}_2, (p_2, \tilde{r}_2), g_{st2})\) is derivable, then there are \(\tilde{c}_1', \tilde{c}_2' : I \mapsto (\{C \cup \{e\}\}), p_1, p_1', p_2 \in Pa, \tilde{r}_1', \tilde{r}_2' \in Tr, g_{st1} \in Gst\) such that \((\tilde{c}_1', (p_1', \tilde{r}_1'), g_{st1}') \implies_{M} (\tilde{c}_2', (p_2, \tilde{r}_2'), g_{st2}') and \((\tilde{c}_2, (p_2, \tilde{r}_2), g_{st2}) \approx_{L} (\tilde{c}_2', (p_2, \tilde{r}_2'), g_{st2}')\).

**Proof:** Let \(MM \in \{\text{SC, IBM370, TSO, PSO}\}\) \(\tilde{c}_1, \tilde{c}_1' , \tilde{c}_2 : I \mapsto (\{C \cup \{e\}\}), p_1, p_1', p_2 \in Pa, \tilde{r}_1', \tilde{r}_2' \in Tr, g_{st1} \in Gst\) be arbitrary such that \((\tilde{c}_1, (p_1, \tilde{r}_1), g_{st1}) \approx_{L}^{Conf} (\tilde{c}_1', (p_1', \tilde{r}_1'), g_{st1}')\) holds and the judgment \((\tilde{c}_1', (p_1', \tilde{r}_1'), g_{st1}') \implies_{M} (\tilde{c}_2', (p_2, \tilde{r}_2'), g_{st2}')\) is derivable.

The execution step \((\tilde{c}_1, (p_1, \tilde{r}_1), g_{st1}) \implies_{MM} (\tilde{c}_2, (p_2, \tilde{r}_2), g_{st2})\) is either caused by progress of a thread \(i\) with \(i \in \text{pre}(\tilde{c}_1)\) for some \(i \in \text{pre}(\tilde{c}_1)\). We fix \(i \in \text{pre}(\tilde{c}_1)\) and distinguish two cases based on whether the thread \(i\) progresses or an obligation of the thread \(i\) is fulfilled.

**Case (obligation fulfilled):**
In this case we know that the judgment was derived with either the second or the third or the fourth rule from Figure 5 depending on the obligation that was fulfilled.

From \((\tilde{c}_1, (p_1, \tilde{r}_1), g_{st1}) \approx_{L}^{Conf} (\tilde{c}_1', (p_1, \tilde{r}_1), g_{st1}')\) we get by definition of \(\approx_{L}^{Conf}\) and of \(\approx_{L}^{Conf}(\{C \cup \{e\}\})^{\times Ob}\) that \(p_1[1] \approx_{L}^{Ob} p_1[1]\) holds.

From \(p_1[1] \approx_{L}^{Ob} p_1[1]\) we get by definition of \(\approx_{L}^{Ob}\) that there is \(ob_A, ob_A', ob_B, ob_B' \in Ob^{*}\) with \(pa[1][i] = ob_A: ob_B, pa[1][i] = ob_A': ob_B'\). \(\text{High} \vdash_{\text{lev}} ob_A\), fencefree\((ob_A)\), \(\text{High} \vdash_{\text{lev}} ob_A'\), fencefree\((ob_A')\), \(\text{High} \vdash_{\text{lev}} ob_B\), \(\text{High} \vdash_{\text{lev}} ob_B'\) for some \(pt \in \{\text{Low, High}\}\).

We distinguish two cases based on whether the obligation that gets fulfilled is an obligation from \(ob_A\) or \(ob_B\).

**Case (obligation from \(ob_A\) gets fulfilled):**
In this case there is a \(m < |pa[1]|\) such that \(p_2 = pa_1 \setminus m\) and a \(m' < |ob_A|\) such that \(ob_A[m']\) is the obligation of \(pa_1[m]\).

From \(\text{High} \vdash_{\text{lev}} ob_A\) and fencefree\((ob_A)\) we get that \(\text{High} \vdash_{\text{lev}} ob_A[0 \ldots k]\) for all \(k < |ob_A|\).

From \(\text{High} \vdash_{\text{lev}} ob_A[0 \ldots k]\) for all \(k < m\) we get by Lemma 37 that \((\tilde{c}_1, (p_1, \tilde{r}_1), g_{st1}) \approx_{L}^{Conf} (\tilde{c}_2, (p_2, \tilde{r}_2), g_{st2})\). Hence, by symmetry and transitivity of \(\approx_{L}^{Conf}\) we get \((\tilde{c}_2, (p_2, \tilde{r}_2), g_{st2}) \approx_{L}^{Conf} (\tilde{c}_1, (p_1, \tilde{r}_1), g_{st1})\).

**Case (obligation from \(ob_B\) gets fulfilled):**
In this case there is a \(m < |pa[1]|\) such that \(p_2 = pa_1 \setminus m\) and a \(m' < |ob_B|\) such that \(ob_B[m']\) is the obligation of \(pa_1[m]\).

We distinguish three cases based on the disjunction of the fifth condition in Definition 5 that is satisfied.

**Case (\(ob_B = []\) \(\land\) \(ob_B' = []\))**:
This case is not applicable, because according to the assumption of this case an obligation from \(ob_B\) gets fulfilled.

**Case (\(ob_B = []\) \(\land\) \(ob_B' = []\))**:
In this case, the third rule of Figure 5 from the article is the only applicable rule to derive the judgment \((\bar{x}_1, (p_1, t_1), g_1) \Rightarrow_{MM} \bar{x}_2, (p_2, t_2), g_2\). From this rule we get \(\bar{x}_2 = \bar{x}_1\mbox{ and } g_2 = g_1\mbox{ and } p_2 = p_1 \mbox{ with } p_2[i] = \text{obs}_A[i]\).

From \(p_1[i] = \text{obs}_A[:][i]; \text{obs}_B, p_2[i] = \text{obs}_A[:][i]; \text{obs}_B\), \(p_2[i] = \text{obs}_A[:][i]; \text{obs}_B\) from definition of \(\approx_{\text{obs}_B}^i\) we get by definition of \(\approx_{\text{obs}_B}^i\) that \(p_2[i] \approx_{\text{obs}_B}^i p_1[i]\).

Since \(p_2[i] \approx_{\text{obs}_B}^i p_1[i], p_2 = p_1 \mbox{ with } p_2[i] = (i, ob), \bar{x}_1 = \bar{x}_2, g_1 = g_2\mbox{ and } (\bar{x}_1, (p_1, t_1), g_1) \approx_{\text{Conf}}^L (\bar{x}_1, (p_1, t_1), g_1)\mbox{ we get } (\bar{x}_2, (p_2, t_2), g_2) \approx_{\text{Conf}}^L (\bar{x}_2, (p_1, t_1), g_1).

Case \((\text{obs}_B) = \text{obs}_B[:][i] \forall k < (\text{obs}_B)\. \text{obs}_B[k] = \text{obs}_B[k]):

In this case, each of the last three rules in Figure 5 of the article is applicable to derive the judgment \((\bar{x}_1, (p_1, t_1), g_1) \Rightarrow_{MM} \bar{x}_2, (p_2, t_2), g_2\).

In a first step, we reduce the second configuration to a configuration where the High-typed prefix \(\text{ob}_A\) of the obligation list of thread \(i\) is empty.

From \(\text{High} \vdash_{\text{lev}} \text{obs}_A\) and \(\text{fencefree}(\text{obs}_A)\) we get that \(\text{High} \vdash_{\text{lev}} \text{obs}_A[0...k]\) for all \(k < \langle \text{obs}_A \rangle\).

Thus we can apply Lemma 37 and transitivity of \(\approx_{\text{Conf}}^L \langle \text{obs}_A \rangle\) times to reach a configuration \((\bar{x}_1, (p_1, t_1), g_1) \Rightarrow_{\text{Conf}}^L \bar{x}_2, (p_2, t_2), g_2\).

From the assumption of \(\text{High} \vdash_{\text{lev}} \text{obs}_A\) and \(\text{fencefree}(\text{obs}_A)\) we get that \(\text{High} \vdash_{\text{lev}} \text{obs}_A[0...k]\).

Hence, from the existence of \(\Phi\) such that \(\text{obs}_B[0...k]\), we get that \(\text{obs}_B[0...k]\).

Since \(p_2[i] = \text{obs}_B\) we get by definition of \(\Phi\) and next that \(next_\Phi(p_2[m])\) holds where \(m\) is the index of the obligation \(\text{ob}_B[m]\) in path \(p_2\).

From the three rules for fulfilling obligations from Figure 5 in the article we know that \(next_\Phi(p_1[m])\) holds. Hence, we get by definition of \(next\) and \(\Phi\) that there is \(\Phi \in \Phi\) such that \(\Phi(\text{obs}_B[0...k]\), \(k\) holds for all \(k < \langle \text{obs}_A \rangle\).

From the assumption of \(\text{High} \vdash_{\text{lev}} \text{obs}_A\) and \(\text{fencefree}(\text{obs}_A)\) we get that \(\text{High} \vdash_{\text{lev}} \text{obs}_A[0...k]\).

Hence, from the existence of \(\Phi\) such that \(\text{obs}_B[0...k]\), we get that \(\text{obs}_B[0...k]\).

Since \(p_2[i] = \text{obs}_B\) we get by definition of \(\Phi\) and next that \(next_\Phi(p_2[m])\) holds where \(m\) is the index of the obligation \(\text{ob}_B[m]\) in path \(p_2\).

The obligations \(p_1[m]\) and \(p_2[m]\) are \(\text{Low}^{-}\)equal due to the assumption of this case. Since \(next_\Phi(p_2[m])\) holds we also get that \((\bar{x}_2, (p_2, t_2), g_2) \Rightarrow_{\text{Conf}}^L (\bar{x}_2, (p_2, t_2), g_2)\) is derivable for some \((\bar{x}_2, (p_2, t_2), g_2) \Rightarrow_{\text{Conf}}^L (\bar{x}_2, (p_2, t_2), g_2)\).

In a third step we show that after fulfilling the obligations \(p_1[m]\) and \(p_2[m]\) the resulting configurations are \(\text{Low}^{-}\)-similar again, i.e. \((\bar{x}_1, (p_1, t_1), g_1) \Rightarrow_{\text{Conf}}^L (\bar{x}_1, (p_1, t_1), g_1)\).

Since \(\text{obs}_B[k] = \text{obs}_B[k]\) for all \(k < \langle \text{obs}_A \rangle\) we get \(\text{obs}_B[k] = \text{obs}_B[k]\). Hence, \(\text{obs}_B[k]\).

Hence, \(\text{obs}_B[k]\).

Let \(ob_1\) and \(ob_2\) be the obligations with \(p_1[m] = (i, ob_1)\) and \(p_2[m] = (i, ob_2)\). We distinguish two cases based on the shape of the obligation \(ob_1\).

Case \((ob_1 = \[])\):

In this case we get from \(ob_1 = \text{obs}_B\) that \(ob_2 = \text{obs}_B\). Hence, the only applicable rule for fulfilling \(ob_1\) and \(ob_2\) is the third rule in Figure 5 of the article.

From this rule we get \(\bar{x}_2 = \bar{x}_1, \bar{x}_2 = \bar{x}_3, g_2 = g_3, g_2 = g_3, p_2 = p_1 \mbox{ and } p_2 = p_1 \mbox{ with } p_2[i] = \text{obs}_B[i]\).

Since \(\bar{x}_1, (p_1, t_1), g_1) \Rightarrow_{\text{Conf}}^L (\bar{x}_1, (p_1, t_1), g_1)\) and \(p_2[i] = \text{obs}_B[i] \forall j \in \text{pre}(\bar{x}_1) \mbox{ we get } (\bar{x}_2, (p_2, t_2), g_2) \Rightarrow_{\text{Conf}}^L (\bar{x}_2, (p_2, t_2), g_2)\).

Case \((ob_2 = v \text{ obs}_x \rightarrow r)\) for some \(v \in \mathcal{V}\):

In this case we get from \(ob_2 = \text{obs}_B\) that \(ob_2 = v \text{ obs}_x \rightarrow r\) for some \(v \in \mathcal{V}\).

Hence, the only applicable rule for fulfilling \(ob_1\) and \(ob_2\) is the second rule in Figure 5 of the article.

From definition of \(\text{specialize}_q\) we get \(\text{specialize}_q(p_1[0...m+1]), i, ob_1, g_1) = ob_1 \mbox{ and } \text{specialize}_q(p_2[0...m+1]), i, ob_2, g_2) = ob_2\).

From the second rule in Figure 5 of the article we get \(\bar{x}_2 = \bar{x}_1, \bar{x}_3 = \bar{x}_2, g_2 = g_3, i \rightarrow (\text{effect}(ob_1, g_1))\mbox{ and } g_2 = g_3, i \rightarrow (\text{effect}(ob_2, g_2))\).

Hence, from definition of \(\text{effect}_q\) we get \(g_2 = g_3, i \rightarrow (\text{reg}_q[r \rightarrow v]), \text{mem}_1\mbox{ where } g_1 = (\text{reg}_q, \text{mem}_1)\mbox{ and } \text{reg}_q(i) = \text{reg}_q\) and \(g_2 = g_3, i \rightarrow (\text{reg}_q[r \rightarrow v]), \text{mem}_2\mbox{ for some } v \in \mathcal{V}\).

We distinguish two cases based on whether \(\text{lev}(r) = \text{High}\) or \(\text{lev}(r) = \text{Low}\).
Case (lev(r) = High):
In this case \( \text{gst}_1[i \twoheadrightarrow (\text{reg}_1[r \twoheadrightarrow v], \text{mem}_1)] = \text{Gst} \) where \( \text{gst}_1 = (\text{reg}_1, \text{mem}_1) \) and \( \text{gst}_2[i \twoheadrightarrow (\text{reg}_2[r \twoheadrightarrow v'], \text{mem}_2)] = \text{Gst} \) where \( \text{gst}_2 = (\text{reg}_2, \text{mem}_2) \) and \( \text{gst}_3[i \twoheadrightarrow v] \) holds, according to the definition of \( \text{L}^{\text{Gst}} \). Hence, \( \text{gst}_2 = \text{L}^{\text{Gst}} \text{gst}_3 \) and \( \text{gst}_2 = \text{L}^{\text{Gst}} \text{gst}_3 \). From this we get by transitivity and symmetry of \( \text{L}^{\text{Gst}} \) that \( \text{gst}_2 = \text{L}^{\text{Gst}} \text{gst}_3 \).

Since \( (\text{cs}_1, (\text{pa}_1, \text{tr}_1), \text{gst}_1) \equiv^\text{Conf} (\text{cs}_3, (\text{pa}_3, \text{tr}_3), \text{gst}_3) \), \( \text{cs}_2 = \text{cs}_3 \), \( \text{cs}_2' = \text{cs}_3' \), \( \text{pa}_2 \twoheadrightarrow \text{ang} \text{ob} \text{pa}_2 \) for all \( j \in \text{pre}(\text{cs}_1) \) and \( \text{gst}_2 = \text{L}^{\text{Gst}} \text{gst}_3 \) we get
\[
(\text{cs}_2, (\text{pa}_2, \text{tr}_2), \text{gst}_2) \equiv^\text{Conf} (\text{cs}_3', (\text{pa}_3', \text{tr}_3'), \text{gst}_3').
\]

Case (lev(r) = Low):
In this case we get from \( \text{ob}_1 = \text{ob}_3 \) that \( \text{ob}_1 = \text{ob}_3 \) and, hence, \( \text{ob}_2 = \text{ob}_3 \).

Thus we get \( v = v'' \) and in consequence \( \text{gst}_2 = \text{gst}_4[i \twoheadrightarrow (\text{reg}_1[r \twoheadrightarrow v], \text{mem}_1)] \) where \( \text{gst}_4 = (\text{reg}_1, \text{mem}_1) \) and \( \text{gst}_1[i \twoheadrightarrow v] \), \( \text{mem}_3 \) where \( \text{gst}_3 = (\text{reg}_3, \text{mem}_3) \) and \( \text{gst}_3[i \twoheadrightarrow v] \), \( \text{mem}_3 \).

From this combined with \( \text{gst}_2 = \text{Gst} \text{gst}_3 \) we get by transitivity and symmetry of \( \text{L}^{\text{Gst}} \) that \( \text{gst}_2 \) we get by transitivity and symmetry of \( \text{L}^{\text{Gst}} \) that \( \text{gst}_2 = \text{Gst} \text{gst}_3 \).

Case (ob_1 = ?@x \to r):
In this case we get from \( \text{ob}_1 = \text{ob}_3 \) that \( \text{ob}_1 = v'@x \to r \) for some \( v' \in \text{V} \cup \{?\} \).

Hence, the only applicable rule for fulfilling \( \text{ob}_1 \) and \( \text{ob}_3 \) is the second rule in Figure 5 of the article.

From definition of specialize, we get specialize\( _\text{ob}(\text{pa}_1[0 \ldots (m-1)], i, \text{ob}_1, \text{gst}_1) = \text{ob}_1 = v'@x \to r \) for some \( v \in \text{V} \) and specialize\( _\text{ob}(\text{pa}_1[0 \ldots (m-1)], i, \text{ob}_3, \text{gst}_3) \).

From the second rule in Figure 5 of the article we get \( \text{cs}_2 = \text{cs}_1 \), \( \text{cs}_2' = \text{cs}_3' \), \( \text{gst}_2 = \text{gst}_1[i \twoheadrightarrow (\text{effect}(\text{ob}_1, \text{gst}_1[i])] \) and \( \text{gst}_2' = \text{gst}_1[i \twoheadrightarrow (\text{effect}(\text{ob}_3, \text{gst}_3[i])] \). Hence, from definition of effect we get \( \text{gst}_4 = \text{gst}_4[i \twoheadrightarrow (\text{reg}_1[r \twoheadrightarrow v], \text{mem}_1)] \) where \( \text{gst}_4 = (\text{reg}_1, \text{mem}_1) \) and \( \text{gst}_1[i \twoheadrightarrow v] \), \( \text{mem}_1 \).

We distinguish two cases based on whether \( \text{lev}(r) = \text{High} \) or \( \text{lev}(r) = \text{Low} \).

Case (lev(r) = High):
In this case \( \text{gst}_1[i \twoheadrightarrow (\text{reg}_1[r \twoheadrightarrow v], \text{mem}_1)] = \text{Gst} \) where \( \text{gst}_1 = (\text{reg}_1, \text{mem}_1) \) and \( \text{gst}_2[i \twoheadrightarrow v] \), \( \text{mem}_3 \) where \( \text{gst}_2 = (\text{reg}_3, \text{mem}_3) \) and \( \text{gst}_3[i \twoheadrightarrow v] \), \( \text{mem}_3 \).

Since \( (\text{cs}_1, (\text{pa}_1, \text{tr}_1), \text{gst}_1) \equiv^\text{Conf} (\text{cs}_3, (\text{pa}_3, \text{tr}_3), \text{gst}_3) \), \( \text{cs}_2 = \text{cs}_3 \), \( \text{cs}_2' = \text{cs}_3' \), \( \text{pa}_2 \twoheadrightarrow \text{ang} \text{ob} \text{pa}_2 \) for all \( j \in \text{pre}(\text{cs}_1) \) and \( \text{gst}_2 = \text{L}^{\text{Gst}} \text{gst}_3 \) we get
\[
(\text{cs}_2, (\text{pa}_2, \text{tr}_2), \text{gst}_2) \equiv^\text{Conf} (\text{cs}_3', (\text{pa}_3', \text{tr}_3'), \text{gst}_3').
\]

Case (lev(r) = Low):
In this case we get from \( \text{ob}_1 = \text{ob}_3 \) that \( \text{ob}_1 = \text{ob}_3 \) and, hence, \( \text{ob}_3 = \text{ob}_3 \).

From \( \text{lev}(r) = \text{Low} \) we get by rule [PL] that \( \text{lev}(x) \sqsubseteq \text{lev}(r) \) and, hence, \( \text{lev}(x) = \text{Low} \).

From \( \text{lev}(x) = \text{Low} \) we get by rule [PS] that any obligation \( \text{ob} \) with \( x \in \text{sinks}(\text{ob}) \) is not High-typeable. Thus any obligation with \( x \in \text{sinks}(\text{ob}) \) must be in \( \text{ob}_2 \).

From this and \( \text{ob}_2[k] \twoheadrightarrow \text{ob}_3[k] \) we get that \( x \in \text{sinks}(\text{ob}_2[k]) \) if and only if \( x \in \text{sinks}(\text{ob}_3[k]) \) if and only if \( x \in \text{sinks}(\text{ob}_2[k]) \) and this is the case in addition \( \text{ob}_1[k] = \text{ob}_3[k] \).

From this combined with \( \text{gst}_2 = \text{L}^{\text{Gst}} \text{gst}_3 \) we get by definition of specialize that \( \text{ob}_1 = \text{ob}_3 \) and, in particular, \( v = v'' \).

In consequence we have \( \text{gst}_2 = \text{gst}_1[i \twoheadrightarrow (\text{reg}_1[r \twoheadrightarrow v], \text{mem}_1)] \) where \( \text{gst}_1 = (\text{reg}_1, \text{mem}_1) \) and \( \text{gst}_1[i \twoheadrightarrow v] \), \( \text{mem}_3 \) where \( \text{gst}_3 = (\text{reg}_3, \text{mem}_3) \) and \( \text{gst}_3[i \twoheadrightarrow v] \), \( \text{mem}_3 \).

From this combined with \( \text{gst}_2 = \text{L}^{\text{Gst}} \text{gst}_3 \) we get by transitivity and symmetry of \( \text{L}^{\text{Gst}} \) that \( \text{gst}_2 = \text{L}^{\text{Gst}} \text{gst}_3 \).

Since \( (\text{cs}_1, (\text{pa}_1, \text{tr}_1), \text{gst}_1) \equiv^\text{Conf} (\text{cs}_3, (\text{pa}_3, \text{tr}_3), \text{gst}_3) \), \( \text{cs}_2 = \text{cs}_3 \), \( \text{cs}_2' = \text{cs}_3' \), \( \text{pa}_2 \twoheadrightarrow \text{ang} \text{ob} \text{pa}_2 \) for all \( j \in \text{pre}(\text{cs}_1) \) and \( \text{gst}_2 = \text{L}^{\text{Gst}} \text{gst}_3 \) we get
\[
(\text{cs}_2, (\text{pa}_2, \text{tr}_2), \text{gst}_2) \equiv^\text{Conf} (\text{cs}_3', (\text{pa}_3', \text{tr}_3'), \text{gst}_3').
\]

49
\( c_{s3}', pa_2 \mid \approx_{L}^{ob} pa_2' \mid \) for all \( j \in \text{pre}(c_{s1}) \) and \( gst_2 = L_{gst} \) we get 
\( \langle c_{s2}', (pa_2, tr_2), gst_2 \rangle \approx_{Conf} \langle c_{s2}', (pa_2', tr_2'), gst_2' \rangle. \)

Case \( (ob_1 = x \Leftarrow v @ r) \):
In this case we get from \( ob_1 = ob_4' \) that \( ob_4 = x \Rightarrow v @ r. \) Hence, the only applicable rule for fulfilling \( ob_4 \) and \( ob_4' \) is the second rule in Figure 5 of the article.
From definition of \( \text{specialize}_q \) we get \( \text{specialize}_q(pa_1[0 \ldots (m-1)], i, ob_1, gst_1) = ob_1 \) and \( \text{specialize}_q(pa_4'[0 \ldots (m'-1)], i, ob_4', gst_4' = ob_4'. \)
From the second rule in Figure 5 in the article we get \( c_{s2} = c_{s1}, c_{s2}' = c_{s3}' \) \( gst_2 = gst_1[i \mapsto (\text{effect}(ob_1, gst_1[i]))] \) and \( gst_2' = gst_4[i \mapsto (\text{effect}(ob_4', gst_4'[i]))]. \) Hence, from definition of \( \text{effect} \) we get \( gst_2 = gst_1[i \mapsto (\text{reg}_1, mem_1[x \mapsto v]) \) where \( \text{reg}_1 = (\text{reg}_1', \text{mem}_1) \) and \( \text{reg}_1(i) = \text{reg}_1', \) and \( gst_2' = gst_4'[i \mapsto (\text{reg}_4', \text{mem}_4'[x \mapsto v]) \) where \( \text{reg}_4' = (\text{reg}_4', \text{mem}_4') \) and \( \text{reg}_4(i) = \text{reg}_4'. \)
We distinguish two cases based on whether \( \text{lev}(@) = \text{High} \) or \( \text{lev}(@) = \text{Low}. \)

Case \( (\text{lev}(@) = \text{High}): \)
In this case \( \text{gst}_1[i \mapsto (\text{reg}_1, \text{mem}_1[x \mapsto v])] = L_{gst} \) \( \text{gst}_1 \) where \( \text{gst}_1 = (\text{reg}_1, \text{mem}_1) \) and \( \text{reg}_1(i) = \text{reg}_1', \) and \( \text{gst}_1'[i \mapsto (\text{reg}_1', \text{mem}_1'[x \mapsto v])] = L_{gst} \) \( \text{gst}_1' \) where \( \text{gst}_1' = (\text{reg}_1', \text{mem}_1') \) and \( \text{reg}_1'(i) = \text{reg}_1'. \) Hence, from the definition of \( =_{L} \) \( gst_2 = L_{gst} \) \( gst_2' \).
Since \( \langle c_{s1}', (pa_1, tr_1), gst_1 \rangle \approx_{Conf} \langle c_{s1}', (pa_1', tr_1'), gst_1' \rangle, c_{s1}' = c_{s1}, c_{s2}' = c_{s3}' \) \( pa_2 \mid \approx_{L}^{ob} pa_2' \mid \) for all \( j \in \text{pre}(c_{s1}) \) and \( gst_2 = L_{gst} \) \( gst_2' \) we get 
\( \langle c_{s2}', (pa_2, tr_2), gst_2 \rangle \approx_{Conf} \langle c_{s2}', (pa_2', tr_2'), gst_2' \rangle. \)

Case \( (\text{lev}(@) = \text{Low}): \)
In this case \( \text{gst}_1 = L_{gst} \) \( \text{gst}_1 \) and \( \text{gst}_1'[i \mapsto (\text{reg}_1, \text{mem}_1[x \mapsto v])] = L_{gst} \) \( \text{gst}_1' \) where \( \text{gst}_1' = (\text{reg}_1, \text{mem}_1') \) and \( \text{reg}_1(i) = \text{reg}_1', \) and \( \text{gst}_2' = L_{gst} \) \( \text{gst}_2' \).
Since \( \langle c_{s1}', (pa_1, tr_1), gst_1 \rangle \approx_{Conf} \langle c_{s1}', (pa_1', tr_1'), gst_1' \rangle, c_{s1}' = c_{s1}, c_{s2}' = c_{s3}' \) \( pa_2 \mid \approx_{L}^{ob} pa_2' \mid \) for all \( j \in \text{pre}(c_{s1}) \) and \( \text{gst}_2' = L_{gst} \) \( \text{gst}_2' \) we get 
\( \langle c_{s2}', (pa_2, tr_2), gst_2 \rangle \approx_{Conf} \langle c_{s2}', (pa_2', tr_2'), gst_2' \rangle. \)
\[(\text{reg}_1[r \mapsto v], \text{mem}_1)] = Lgst \text{gst}'_1 \text{gst}_2[\text{reg}'_2, \text{mem}'_2].\] Hence, \( \text{gst}_2 = Lgst \text{gst}'_2.\)

Since \((\text{c}_1, (\text{pa}_1, \text{tr}_1), \text{gst}_1) \approx Lgst \text{gst}'_1 \text{gst}'_2, \text{c}_2 = \text{c}_1, \text{c}'_2 = \text{c}'_1, \text{pa}_2 \mid j \approx Lgst \text{gst}_2[\text{reg}'_2, \text{tr}_2],\) for all \( j \in \text{pre}(\text{c}_1)\) and \( \text{gst}_2 = Lgst \text{gst}'_2\) we get 
\((\text{c}_2, (\text{pa}_2, \text{tr}_2), \text{gst}_2) \approx Lgst \text{gst}'_2.\)

Case \((\text{ob}_b = v \oplus \text{binop}(r_2, r_3) \circ \tau_1):\)

In this case we get from \( \text{ob}_b = Lgst \text{ob}_b'\) that \( \text{ob}_b' = v \oplus \text{binop}(r_2, r_3) \circ \tau_1.\) Hence, the only applicable rule for fulfilling \( \text{ob}_b\) and \( \text{ob}_b'\) is the second rule in Figure 5 of the article.

From the definition of \text{specialize}_q we get \text{specialize}_q(p_0[0\ldots(m-1)], i, \text{ob}_b, \text{gst}_1) = \text{ob}_b' and \text{specialize}_q(p_0[0\ldots(m'-1)], i, \text{ob}_b', \text{gst}_1') = \text{ob}_b''.

From the second rule in Figure 5 in the article we get \( \text{c}_2 = \text{c}_1, \text{c}'_2 = \text{c}'_1, \text{gst}_2 = \text{gst}_1[i \mapsto (\text{effect}(\text{ob}_b, \text{gst}_1[i]))] \) and \( \text{gst}_2' = \text{gst}_1'[i \mapsto (\text{effect}(\text{ob}_b', \text{gst}_1'[i]))].\) Hence, from the definition of \text{effect} we get \( \text{gst}_2 = \text{gst}_1[i \mapsto (\text{reg}_1[r \mapsto v], \text{mem}_1)],\) where \( \text{gst}'_2 = (r_1, \text{mem}_1)\) and \( \text{gst}'_1 = (r_1, \text{mem}_1)\) and \( \text{gst}_2 = \text{gst}_1[i \mapsto (\text{reg}_b, \text{mem}_1)]\) where \( \text{gst}'_2 = \text{gst}_1[i \mapsto (\text{reg}_b, \text{mem}_1)].\)

Thus we get by transitivity and symmetry of \( \approx Lgst\) that \( \text{gst}_2 = Lgst \text{gst}_2'\).

Since \((\text{c}_1, (\text{pa}_1, \text{tr}_1), \text{gst}_1) \approx Lgst \text{gst}'_1 \text{gst}'_2, \text{c}_2 = \text{c}_1, \text{c}'_2 = \text{c}'_1, \text{pa}_2 \mid j \approx Lgst \text{gst}_2[\text{reg}_2, \text{tr}_2],\) for all \( j \in \text{pre}(\text{c}_1)\) and \( \text{gst}_2 = Lgst \text{gst}'_2\) we get 
\((\text{c}_2, (\text{pa}_2, \text{tr}_2), \text{gst}_2') \approx Lgst \text{gst}'_2.\)

Case \((\text{lev}(r) = \text{High}):\)

In this case \( \text{gst}_1[i \mapsto (\text{reg}_1[r \mapsto v], \text{mem}_1)] = Lgst \text{gst}_1\) where \( \text{gst}_1 = (r_1, \text{mem}_1)\) and \( \text{gst}_1' = (r_1, \text{mem}_1)\) and \( \text{gst}_1' = (r_1, \text{mem}_1)\) holds, according to the definition of \( \approx Lgst\). Hence, \( \text{gst}_1 = Lgst \text{gst}_1' = Lgst \text{gst}_1'\).

Since \((\text{c}_1, (\text{pa}_1, \text{tr}_1), \text{gst}_1) \approx Lgst \text{gst}'_1 \text{gst}'_2, \text{c}_2 = \text{c}_1, \text{c}'_2 = \text{c}'_1, \text{pa}_2 \mid j \approx Lgst \text{gst}_2[\text{reg}_2, \text{tr}_2],\) for all \( j \in \text{pre}(\text{c}_1)\) and \( \text{gst}_2 = Lgst \text{gst}_2'\) we get 
\((\text{c}_2, (\text{pa}_2, \text{tr}_2), \text{gst}_2') \approx Lgst \text{gst}_2'.\)

Case \((\text{lev}(r) = \text{Low}):\)

In this case we get from \( \text{ob}_b = Lgst \text{ob}_b'\) that \( \text{ob}_b' = \text{ob}_b.\) Thus we get \( v = v'\) and in consequence \( \text{gst}_2 = \text{gst}_1[i \mapsto (\text{reg}_1[r \mapsto v], \text{mem}_1)]\) where \( \text{gst}_1 = (r_1, \text{mem}_1)\) and \( \text{gst}_1' = (r_1, \text{mem}_1)\) and \( \text{gst}_1' = (r_1, \text{mem}_1)\) where \( \text{gst}_1' = (r_1, \text{mem}_1)\) and \( \text{gst}_1' = (r_1, \text{mem}_1)\). From this combined with \( \text{gst}_1 = Lgst \text{gst}_1' = Lgst \text{gst}_1'\) we get by transitivity and symmetry of \( \approx Lgst\) that \( \text{gst}_2 = Lgst \text{gst}_2'\).

Since \((\text{c}_1, (\text{pa}_1, \text{tr}_1), \text{gst}_1) \approx Lgst \text{gst}'_1 \text{gst}'_2, \text{c}_2 = \text{c}_1, \text{c}'_2 = \text{c}'_1, \text{pa}_2 \mid j \approx Lgst \text{gst}_2[\text{reg}_2, \text{tr}_2],\) for all \( j \in \text{pre}(\text{c}_1)\) and \( \text{gst}_2 = Lgst \text{gst}_2'\) we get 
\((\text{c}_2, (\text{pa}_2, \text{tr}_2), \text{gst}_2') \approx Lgst \text{gst}_2'.\)

Case \((\text{ob}_b = \emptyset):\)

In this case we get from \( \text{ob}_b = Lgst \text{ob}_b'\) that \( \text{ob}_b' = \emptyset.\) Hence, the only applicable rule for fulfilling \( \text{ob}_b'\) and \( \text{ob}_b'\) is the fourth rule in Figure 5 of the article.

From the rule we get \( \text{c}_2(j) = \text{c}_1(j), \text{c}'_2(j) = \text{c}'_1(j)\) for all \( j \in \text{pre}(\text{c}_1).\)

\( \text{c}_2(\max(\text{pre}(\text{c}_1)) + 1) = c, \text{c}'_2(\max(\text{pre}(\text{c}_1)) + 1) = c, \text{pa}_2[r, \text{tr}_2, \text{mem}_2, \text{mem}'_2], \text{reg}_2(j) = \text{reg}_1(j), \text{reg}'_2(j) = \text{reg}'_1(j)\)

for all \( j \in \text{pre}(\text{c}_1), \text{reg}_2(\max(\text{pre}(\text{c}_1)) + 1) = \text{reg}_0\) and \( \text{reg}'_2(\max(\text{pre}(\text{c}_1)) + 1) = \text{reg}_0\) where \( \text{gst}_1 = (\text{reg}_1, \text{mem}_1), \text{gst}_2 = (\text{reg}_2, \text{mem}_2), \text{gst}_2' = (\text{reg}'_2, \text{mem}'_2), \) and \( \forall r \in \text{Rgst}(r) = 0.\)

Since \( \text{r}_2(\max(\text{pre}(\text{c}_1)) + 1) = \text{r}_0\) and \( \text{r}'_2(\max(\text{pre}(\text{c}_1)) + 1) = \text{r}_0\) we get \( \text{r}_2(\max(\text{pre}(\text{c}_1)) + 1) = \text{r}_0\) and \( \text{r}'_2(\max(\text{pre}(\text{c}_1)) + 1) = \text{r}_0\).\]

Since \((\text{c}_1, (\text{pa}_1, \text{tr}_1), \text{gst}_1) \approx Lgst \text{gst}'_1 \text{gst}'_2, \text{c}_2 = \text{c}_1, \text{c}'_2 = \text{c}'_1, \text{pa}_2 \mid j \approx Lgst \text{gst}_2[\text{reg}_2, \text{tr}_2],\) for all \( j \in \text{pre}(\text{c}_1)\) we get 
\((\text{c}_2, (\text{pa}_2, \text{tr}_2), \text{gst}_2') \approx Lgst \text{gst}_2'.\)

Case (thread progress):
In this case we know that the judgment was derived with the first rule from Figure 5 and from this rule we know that $gst_2 = gst_1$, $\forall n \in \{0, \ldots, ([pa_1] - 1)\} \cdot \forall vobs \in Fe.\ pa_1[n] \neq (i, ob)$, $(\vec{c}_3(i), pa_1, reg(i)) \rightarrow_i (\vec{c}_3(i), pa_2)_j$ and $\text{pre}(\vec{c}_3(i), pa_2)_j = \text{pre}(\vec{c}_3(i))$ and $\text{case}(\vec{c}_3(i), pa_2)_j = \text{case}(\vec{c}_3(i))$ for all $j \in \text{pre}(\vec{c}_3(i))$ with $j \neq i$.

We distinguish three cases based on the condition of $\Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ that is satisfied for $(\vec{c}_3(i), pa_1[i]) \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ $(\vec{c}_3(i), pa_1[i])$.

Case $(\vec{c}_3(i) = \vec{c}_3(i))$: In this case, we ensure that the next step of $\vec{c}_3(i)$ is not blocked, i.e., there is no $ob \in Fe$ in the path and no update of a source register of the next instruction is permitted.

From $(\vec{c}_3(i), pa_1, tr_1), gst_1 \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ $(\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1'$ we get by definition of $\Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ and of $\Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ that $\vec{pa}_1[i] \Rightarrow^{Ob^*} \vec{pa}_1'[i]$ holds.

From $\vec{pa}_1[i] \Rightarrow^{Ob^*} \vec{pa}_1'[i]$ we get by definition of $\Rightarrow^{Ob^*}$ that there is $obs_A, obs_B, obs_B' \in Ob^*$ with $\vec{pa}_1[i] = obs_A :: obs_B, \vec{pa}_1'[i] = obs_A' :: obs_B'$ \text{High} $\vdots$ \text{obs}_A, fencefree(obs_A), $\text{High}_\text{lev} \vdots$ \text{obs}_A', fencefree(obs_A'), $pt \vdots \text{obs}_B, pt \vdots \text{obs}_B'$, for some $pt \in \{\text{Low, High}\}$ and $(obs_B = [] \land obs_B' = []) \lor (\text{obs}_B = [\ldots] \land \text{obs}_B' = [\ldots]) \lor (\text{obs}_B = [\ldots] \land \text{obs}_B' = [\ldots])$. Since $\forall n \in \{0, \ldots, ([pa_1] - 1)\}, \text{Vobs} \in Fe, \vec{pa}_1[n] \neq (i, ob)$ holds, $obs_B = [][] \land obs_B' = [][]$ cannot hold.

Hence, $(\text{obs}_B = [\ldots] \land \text{obs}_B' = [\ldots]) \lor (\text{obs}_B = [\ldots] \land \text{obs}_B' = [\ldots])$ holds.

From $\text{High}_\text{lev} \vdots \text{obs}_A, \text{fencefree}(\text{obs}_A)$ we get that $\text{High}_\text{lev} \vdots \text{obs}_{A}[0 \ldots k]$ for all $k < obs_A'$.

Combining the two facts from the two previous paragraphs, we can apply Lemma 37 and transitivity of $\Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ times (and one additional time if $obs_B = [[] \land obs_B' = [[]]$) to reach a configuration $(\vec{c}_3(i), pa_1, tr_1), gst_1 \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1'$ which permits $\Rightarrow^{MM}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1', (\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1' \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ $(\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1'$ and path$_3[i] = obs_B$ with $\vec{c}_3 = \vec{c}_3(i)$ and $\forall k < obs_B[k] \Rightarrow^{Ob^*} obs_B[k]$. Hence, in combination with $(\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1 \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ $(\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1'$ we get by transitivity of $\Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ that $(\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1 \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1'$.

From $\vec{pa}_1[i] = obs_{A'} \land \forall k < obs_{A'}[k] \Rightarrow^{Ob^*} obs_{A'}[k]$ and $\forall n \in \{0, \ldots, ([pa_1] - 1)\}, \text{Vobs} \in Fe, \vec{pa}_1[n] \neq (i, ob)$ we get by definition of $\Rightarrow^{Ob^*}$ that $\forall n \in \{0, \ldots, ([pa_1] - 1)\}, \text{Vobs} \in Fe, \vec{pa}_1[n] \neq (i, ob)$.

It remains to show that $(\vec{c}_3(i), \vec{pa}_1, reg(i)) \rightarrow_i (c, pa_2)$ is derivable and $(\vec{c}_3(i), pa_2, tr_2), gst_2' \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i), \vec{pa}_2, tr_2), gst_2'$ for some $c$ and $pa_2$.

To show that $(\vec{c}_3(i), \vec{pa}_1, reg(i)) \rightarrow_i (c, pa_2)$ is derivable, we observe that the only conditions that could prohibit deriving $(\vec{c}_3(i), \vec{pa}_1, reg(i)) \rightarrow_i (c, pa_2)$ for a not fixed $c$ and $pa_2$ are the requirements that check whether some source registers of instructions are updated in the list of obligations of thread $i$.

From $(\vec{c}_3(i)) = \vec{c}_3(i)$ we get that $\vec{c}_3(i)$ reads from register $r$ if and only if $\vec{c}_3(i)$ reads from register $r$.

Since $(\vec{c}_3(i), \vec{pa}_1, reg(i)) \rightarrow_i (\vec{c}_3(i), pa_2)$ we derive that we know that $\forall n \notin sinks(pa_1[i])$ for all $r \in \mathcal{R}$ that $\vec{c}_3(i)$ reads in this step. From this combined with $\text{case}(\vec{c}_3(i))$ reads from register $r$ if and only if $\text{case}(\vec{c}_3(i))$ reads from register $r$.

From $(\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1 \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i), \vec{pa}_1, tr_1), reg(i) \rightarrow_i (\vec{c}_3(i), pa_2)$, $(\vec{c}_3(i), \vec{pa}_1, reg(i)) \rightarrow_i (c, pa_2')$, fencefree(pa_1[i]) and fencefree(pa_1[i]) we get by Lemma 32 that $(\vec{c}_3(i), \vec{pa}_2, tr_1) \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (c, pa_2')$, $(pa_2[i], pa_2[i]) = (pa_1[i], pa_2[i]) = (pa_1[i], pa_1[i])$ for all $i \neq j$.

From this combined with $(\vec{c}_3(i), pa_1, tr_1), gst_1 \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i), \vec{pa}_1, tr_1), gst_1'$ we get definition of $\Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ that $(\vec{c}_3(i), \vec{pa}_2, tr_2), gst_2' \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i), \vec{pa}_2, tr_2), gst_2'$.

From $(\vec{c}_3(i), \vec{pa}_1, reg(i)) \rightarrow_i (c, pa_2')$ and $\forall n \in \{0, \ldots, ([pa_1] - 1)\}, \text{Vobs} \in Fe, \vec{pa}_1[n] \neq (i, ob)$ we get by the first rule of Figure 5 in the article that $(\vec{c}_3(i), \vec{pa}_2, tr_3'), gst_3') \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i) \rightarrow c), (pa_2, tr_3), gst_3')$ is derivable.

Case $(pc = pt = pt' = high)$:

In this case, we know that $\text{High} \vdots \text{lev} \vdots \text{pa}_1 \vdots \text{High} \vdots \text{High}$ holds. Thus we can apply Lemma 36 to obtain $(\vec{c}_3(i), pa_1, tr_1), gst_1 \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i), pa_2, tr_2), gst_2$, from this combined with $(\vec{c}_3(i), pa_1, tr_1), gst_1 \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i), pa_1, tr_1), gst_1'$ we get by transitivity and symmetry of $\Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*}$ that $(\vec{c}_3(i), pa_2, tr_2), gst_2 \Rightarrow^{Conf}_{\approx L(C[\ell]) \times Ob^*} (\vec{c}_3(i), pa_1, tr_1), gst_1'$. Thus, we are done in this case.
In this case $High \vdash_{lev} pa_1 \downarrow_i$, $High \vdash_{lev} pa_2 \downarrow_i$, $High, High \vdash_{lev} c_A \circ (High)$ and $High, High \vdash_{lev} c'_A \circ (High)$ are derivable.

From the semantics of sequential composition we get that $(c_A, pa_1, \vec{r}\vec{g}_1(i)) \rightarrow_i (c_C, pa_2)$ is derivable for some $c_C \in C \cup \{\varepsilon\}$. We distinguish two cases based on whether $c_C \in C$ or $c_C = \varepsilon$.

Case $(c_C = \varepsilon)$:

In this case we can apply Lemma 35 to obtain $(\vec{c}_1, (pa_1, \vec{t}_1), \vec{gst}_1) \approx_{Conf} (\vec{c}_2, (pa_2, \vec{t}_2), \vec{gst}_2)$.

From this combined with $(\vec{c}_3, (pa_1, \vec{t}_1), \vec{gst}_1) \approx_{Conf} (\vec{c}_4, (pa_1', \vec{t}_1'), \vec{gst}_1')$ we get by transitivity and symmetry of $\approx_{Conf}$ that $(\vec{c}_2, (pa_2, \vec{t}_2), \vec{gst}_2) \approx_{Conf} (\vec{c}_3', (pa_1', \vec{t}_1'), \vec{gst}_1')$. Thus, we are done in this case.

Case $(c_C \neq \varepsilon)$:

In this case we first reduce the configuration $(\vec{c}_1', (pa_1', \vec{t}_1'), \vec{gst}_1')$ to a configuration where the $High$ prefix of $\vec{c}_1'(i)$ terminates in one step.

From $(\vec{c}_1', (pa_1', \vec{t}_1'), \vec{gst}_1') \approx_{Conf} (\vec{c}_2, (pa_2, \vec{t}_2), \vec{gst}_2)$ we get by definition of $\approx_{Conf}$ and of $\approx_{\{C\cup\{\varepsilon\}\} \times OB}$ that $pa_1 \vdash_{OB}^1 pa_1' \downarrow_i$ holds.

From $pa_1 \vdash_{OB}^1 pa_1' \downarrow_i$ we get by definition of $\approx_{OB}$ that there is $obs_A, obs_A', obs_B, obs_B' \in OB^*$ with $pa_1 \vdash_{obs_A, obs_A'} obs_B' \vdash_{obs_A, obs_B} High, High \vdash_{lev} obs_A, fencefree(obs_A)$.

$High \vdash_{lev} obs_A, fencefree(obs_A)$, $pt \vdash_{lev} obs_B$, $pt \vdash_{lev} obs_B$, for some $pt \in \{Low, High\}$ and $(obs_B = [] \land obs_B' = [\varepsilon] \lor (obs_B = [\varepsilon] \land obs_B = []))$

$\forall (obs_B = [] \land obs_B' = [\varepsilon] \lor (obs_B = [\varepsilon] \land obs_B = []))$.

From this combined with $\forall n \in \{0, \ldots, |pa_1| - 1\}, \forall ob \in Fe, pa_1[n] \neq (i, ob)$ we get that $obs_B = [] \land obs_B' = [\varepsilon]$ is the only case in which an obligation $ob \in Fe$ appears in $pa_1' \downarrow_i$.

From $High \vdash_{lev} obs_A$ and fencefree(obs_A) we get that $High \vdash_{lev} pa_1 \downarrow_i [0 \ldots n]$ holds for all $n < |pa_1' \downarrow_i|$.

Since $High \vdash_{lev} pa_1 \downarrow_i [0 \ldots n]$ holds for all $n < |pa_1' \downarrow_i|$, $\vec{c}_1'(i) = c_A' : c_B' and $High \vdash_{lev} c_A' \circ (High)$ (we can apply Lemma 37 and Lemma 35 multiple times to obtain $(\vec{c}_1', (pa_1', \vec{t}_1'), \vec{gst}_1') \approx_{Conf} (\vec{c}_2', (pa_2', \vec{t}_2'), \vec{gst}_2')$ with $(\vec{c}_1', (pa_1', \vec{t}_1'), \vec{gst}_1') \approx_{Conf} (\vec{c}_3', (pa_3', \vec{t}_3'), \vec{gst}_3')$, $pa_1 \downarrow_i \vdash_{Conf} (\vec{c}_1', (pa_1', \vec{t}_1'), \vec{gst}_1')$ and $(\vec{c}_1', (pa_1', \vec{t}_1'), \vec{gst}_1') \approx_{Conf} (\vec{c}_4', (pa_4', \vec{t}_4'), \vec{gst}_4')$ we get by transitivity of $\approx_{Conf}$ that $(\vec{c}_2', (pa_2', \vec{t}_2'), \vec{gst}_2') \approx_{Conf} (\vec{c}_3', (pa_3', \vec{t}_3'), \vec{gst}_3')$).

In a second step we perform one execution step of each thread such that $\vec{c}_2(i) = c_B$ and $\vec{c}_3(i) = c_B'$ and show that the resulting configurations are Low-similar.

Since $(\vec{c}_4', pa_3', \vec{gst}_3') \rightarrow_i (\vec{c}_4', pa_3'$, $\vec{gst}_3')$ is derivable, $pa_3' \downarrow_i = [] \land \vec{c}_3'(i) = c_A'$, $\vec{c}_3' : c_B'$ we obtain by the first rule of Figure 5 in the article and the rule for sequential composition that $(\vec{c}_3', (pa_3', \vec{t}_3'), \vec{gst}_3') \approx_{Conf} (\vec{c}_2', (pa_2', \vec{t}_2'), \vec{gst}_2')$ is derivable with $\vec{c}_2 = \vec{c}_3'[i \rightarrow c_B']$.

Since $High \vdash_{lev} c_A' \circ (High)$ and $High \vdash_{lev} pa_1 \downarrow_i$ we obtain by Lemma 33 that $High \vdash_{lev} pa_2 \downarrow_i$.

From the assumption of this case we get that $(c_A, c_B, pa_1, req_1) \rightarrow_i (c_B, pa_2)$ is derivable by $High, High \vdash_{lev} c_A \circ (High)$ and $High \vdash_{lev} pa_1 \downarrow_i$. Hence, we obtain by Lemma 33 that $High \vdash_{lev} pa_2 \downarrow_i$.

From the semantics we get $pa_2 \downarrow_i \vdash_{obs} pa_1 \downarrow_i \vdash_{obs}$ for some $obs$ with $|obs| \leq 1$ and $pa_2 \downarrow_i \vdash_{obs} pa_1 \downarrow_i | \vdash_{obs}$ for some $obs$ with $|obs| \leq 1$. From this combined with fencefree($pa_1 \downarrow_i$) and fencefree($pa_1 \downarrow_i$) we get $High \vdash_{lev} pa_2 \downarrow_i$ and $High \vdash_{lev} pa_2 \downarrow_i [0 \ldots n]$ for all $n < |pa_2 \downarrow_i|$. From this combined with fencefree($pa_1 \downarrow_i$) and fencefree($pa_1 \downarrow_i$) we get by definition of $\approx_{OB}$ that $pa_2 \downarrow_i \approx_{OB} pa_2 \downarrow_i$.

Since $c_B = c_B'$ due to assumption of this case, $\vec{c}_2(i) = c_B$, $\vec{c}_3'(i) = c_B'$ and $pa_2 \downarrow_i \approx_{Conf} (\vec{c}_2(i), pa_2 \downarrow_i)$, we get by definition of $\approx_{Conf}$ that $\vec{c}_2(i), pa_2 \downarrow_i \approx_{Conf} (\vec{c}_2(i), pa_2 \downarrow_i)$.

From this combined with $(\vec{c}_1', (pa_1', \vec{t}_1'), \vec{gst}_1') \approx_{Conf}$ we get that
The following lemma shows that a configuration that is Low-similar to a configuration of a terminated program can perform a sequence of execution steps such that the resulting configuration is Low-similar to the configurations of the terminated run and the resulting configurations is a terminated configuration itself.

**Lemma 39** (Termination). If two well-formed configurations satisfy \( \langle \vec{c}_s, (\vec{p}_a, \vec{t}_r), gst \rangle \approx_{Conf} L \langle \vec{c}_s', (\vec{p}_a', \vec{t}_r'), gst' \rangle \) and \( \vec{c}_s(i) = \epsilon \) for all \( i \in \text{pre}(\vec{c}_s) \), then there is \( \vec{c}_s'', \vec{t}_r'', gst'' \) such that \( \langle \vec{c}_s', (\vec{p}_a', \vec{t}_r'), gst' \rangle \Rightarrow_{MM} \langle \vec{c}_s'', (\vec{t}_r'', gst'') \rangle \) and \( \vec{c}_s''(i) = \epsilon \) for all \( i \in \text{pre}(\vec{c}_s'') \).

**Proof:** Let \( MM \in \{ \text{SC, IBM370, TSO, PSO} \} \), \( \vec{c}_s, \vec{c}_s' : I \rightarrow C \cup \{ \epsilon \} \), \( \vec{p}_a' \in \text{Pa} \), \( \vec{t}_r, \vec{t}_r' \in \vec{T} \), \( gst, gst' \) be arbitrary such that \( \langle \vec{c}_s, ([], \vec{t}_r), gst \rangle \approx_{Conf} L \langle \vec{c}_s', (\vec{p}_a', \vec{t}_r'), gst' \rangle \) and \( \vec{c}_s(i) = \epsilon \) for all \( i \in \text{pre}(\vec{c}_s) \).

From \( \langle \vec{c}_s, ([], \vec{t}_r), gst \rangle \approx_{Conf} L \langle \vec{c}_s', (\vec{p}_a', \vec{t}_r'), gst' \rangle \) and \( \vec{c}_s(i) = \epsilon \) for all \( i \in \text{pre}(\vec{c}_s) \) we get by definition of \( \approx_{Conf} L \) that \( \text{pre}(\vec{c}_s) = \text{pre}(\vec{c}_s') \), \( \vec{c}_s(i) = \epsilon \) for all \( i \in \text{pre}(\vec{c}_s) \) and \( gst = gst' \).

From \( \vec{c}_s(i) = \epsilon \) for all \( i \in \text{pre}(\vec{c}_s) \) we get by definition of \( \approx_{Conf} L \) that \( \vec{c}_s = \vec{c}_s' \).

Since \( \vec{c}_s(i) = \epsilon \) for all \( i \in \text{pre}(\vec{c}_s) \) we get by definition of \( \approx_{Conf} L \) that the third condition in the definition of \( \approx_{Conf} L \) cannot hold and thus one of the following conditions holds for all \( i \in \text{pre}(\vec{c}_s) \):

- \( \vec{c}_s(i) = \epsilon \) and \( \vec{p}_a'(i) = [] \), or
- \( \vec{H}, pt \vdash_{lev} \vec{c}_s(i) \circ (pt') \) and \( \vec{H} \vdash_{lev} \vec{p}_a(i) \).

We need to show that for all \( i \in \text{pre}(\vec{c}_s') \) the thread \( i \) can proceed into a configuration such that nothing remains to be executed and the thread has no obligations assumed. To this end, we fix an arbitrary \( i \in I \).

Note that the first condition implies the second condition due to the rule [EM]. Hence, we consider only the case that the second rule is satisfied.

From \( \vec{H}, pt \vdash_{lev} \vec{c}_s(i) \circ (pt') \) and \( \vec{H} \vdash_{lev} \vec{p}_a(i) \), for all \( m < \text{pre}(\vec{c}_s') \) we get by applying Lemma 36 and Lemma 37 multiple times that \( \langle \vec{c}_s(i), (\vec{p}_a', \vec{t}_r'), gst' \rangle \Rightarrow_{MM} \langle \vec{c}_s'', (\vec{t}_r'', gst'') \rangle \) is derivable with \( \langle \vec{c}_s(i), (\vec{p}_a', \vec{t}_r'), gst' \rangle \Rightarrow_{Conf} L \langle \vec{c}_s''(i), \vec{t}_r'', gst'' \rangle \) and \( \vec{c}_s''(i) = \epsilon \) and \( \vec{c}_s'(j) = \vec{c}_s(j) \) for all \( j \neq i \).

Theorem 2 (Soundness of Typecheck). If \( \vec{p}, \vec{c} \vdash_{lev} c \circ (pt) \) is derivable for some \( \vec{p}, \vec{c}, pt \in \{ \text{Low, High} \} \), then \( c \in NI_{MM} \) for all \( MM \in \{ \text{SC, IBM370, TSO, PSO} \} \).

**Proof:** Let \( c \in C \) be arbitrary such that \( \vec{p}, \vec{c} \vdash_{lev} c \circ (pt) \).

According to definition of \( NI_{MM} \) we must show that for all \( MM \in \{ \text{SC, IBM370, TSO, PSO} \} \) and \( mem_1, mem_2, mem' \in Mem \) with \( \{ c, mem_1 \} \vdash_{MM} mem_2 \) and \( \{ c, mem_1 \} \vdash_{MM} mem_1 \), \( mem_2 =\Downarrow_{MM} mem_1 \) and \( mem_1 =\Downarrow_{MM} mem_2 \) there is \( mem_1 \) such that \( \{ c, mem_1 \} \vdash_{MM} mem_2 \) and \( mem_1 =\Downarrow_{MM} mem_2 \).

Let \( MM \in \{ \text{SC, IBM370, TSO, PSO} \} \) and \( mem_1, mem_2, mem' \in Mem \) be arbitrary such that the previous conditions are fulfilled.

From \( \{ c, mem_1 \} \vdash_{MM} mem_2 \) we get by the rule for deriving this judgment that there is \( \vec{c}_s, \vec{c}_s' : I \rightarrow C \cup \{ \epsilon \} \) and \( \vec{r}_2 \) such that \( \vec{r}_2 \) is derivable from the rule [EM] and \( \forall r \in R, r \vec{c}_s(0) = \{ \vec{c}_s(0) \} \), \( \forall r \vec{c}_s(i) = \epsilon \) and \( \vec{c}_s(i), (\vec{r}_1, (\vec{r}_1, \{ \vec{r}_1 \}, mem_1)) \Rightarrow_{MM} \vec{c}_s' \).

From \( \vec{c}_s''(i) = \epsilon \) and \( \vec{p}_a'(i) = [] \) we get that \( \vec{p}, \vec{c} \vdash_{lev} c \circ (pt) \) is derivable for all \( i \in \text{pre}(\vec{c}_s) \).

By the rule [PE] we get that \( pt \vdash_{lev} \vec{p}_a(i) \) is derivable for all \( i \in \text{pre}(\vec{c}_s) \).

From \( \vec{p}, \vec{c} \vdash_{lev} c \circ (pt) \) is derivable for all \( i \in \text{pre}(\vec{c}_s) \) and \( pt \vdash_{lev} \vec{p}_a(i) \) is derivable for all \( i \in \text{pre}(\vec{c}_s) \) we get by the rule [CS] that \( \vec{p}_a \vdash_{lev} \vec{c}_s(i), (\vec{r}_1, (\vec{r}_1, \{ \vec{r}_1 \}, mem_1)) \) and \( \vec{p}_a, pt \vdash_{lev} \vec{c}_s(i), (\vec{r}_1, (\vec{r}_1, \{ \vec{r}_1 \}, mem_1)) \) are derivable for some \( \vec{p}_a : I \rightarrow \{ \text{Low, High} \} \) and \( pt : I \rightarrow \{ \text{Low, High} \} \).
From \( \vec{p}, \vec{t} \vdash_{lev} (\vec{c}_1, ([], \vec{r}_1), (\vec{r}_{g1}, \text{mem}_1)) \), \( \vec{p}, \vec{t} \vdash_{lev} (\vec{c}_1, ([], \vec{r}_1), (\vec{r}_{g1}, \text{mem}'_1)) \), \((\vec{c}_1(i), [], i) = (\vec{c}_1(i), [], i)\) for all \( i \in \text{pre}(\vec{c}_1) \), \( \vec{r}_{g1} = \vec{r}_{g1} \) and \( \text{mem}_1 = \text{mem}_1' \) we get by definition of \( \approx_{Conf}^L \), \( \approx_{Conf}^L \) and \( \approx_{Conf}^L \)\) that \( (\vec{c}_1, ([], \vec{r}_1), (\vec{r}_{g1}, \text{mem}_1)) \approx_{Conf}^L (\vec{c}_1, ([], \vec{r}_1), (\vec{r}_{g1}, \text{mem}_1')) \).

From \( (\vec{c}_1, ([], \vec{r}_1), (\vec{r}_{g1}, \text{mem}_1)) \approx_{Conf}^L (\vec{c}_1, ([], \vec{r}_1), (\vec{r}_{g1}, \text{mem}_1')) \) and \( (\vec{c}_1, ([], \vec{r}_1), (\vec{r}_{g1}, \text{mem}_1')) \Rightarrow_{MM} (\vec{c}_2, ([], \vec{r}_2), (\vec{r}_{g2}, \text{mem}_2)) \) in \( n \) steps we get by applying Lemma 38 \( n \) times that \( (\vec{c}_1, ([], \vec{r}_1), (\vec{r}_{g1}, \text{mem}_1)) \Rightarrow_{MM} (\vec{c}_3, (\vec{p}_1', \vec{r}_3), (\vec{r}_{g3}, \text{mem}_3)) \) is derivable with \( (\vec{c}_2, ([], \vec{r}_2), (\vec{r}_{g2}, \text{mem}_2)) \approx_{Conf}^L (\vec{c}_3, (\vec{p}_1', \vec{r}_3), (\vec{r}_{g3}, \text{mem}_3)) \) and \( \vec{r}_3(i) = \epsilon \) for all \( i \in \text{pre}(\vec{c}_3) \) we get by Lemma 39 that \( (\vec{c}_3, (\vec{p}_1', \vec{r}_3), (\vec{r}_{g3}, \text{mem}_3)) \Rightarrow_{MM} (\vec{c}_3, (\vec{p}_2', \vec{r}_3), (\vec{r}_{g3}, \text{mem}_3)) \) with \( (\vec{c}_3, (\vec{p}_1', \vec{r}_3), (\vec{r}_{g3}, \text{mem}_3)) \approx_{Conf}^L (\vec{c}_3, (\vec{p}_2', \vec{r}_3), (\vec{r}_{g3}, \text{mem}_3)) \).

Theorem 3 (Soundness of Transformation). If \( pc, \text{High} \vdash_{lev} c \circ (pt, c') \) is derivable for some \( pc, pt \in \{\text{Low}, \text{High}\} \), then \( c' \in \text{NI}_{MM} \) for all \( MM \in \{\text{SC, IBM370, TSO, PSO}\} \).

Proof: From \( pc, \text{High} \vdash_{lev} c \circ (pt, c') \) we get by Lemma 21 that \( pc, \text{High} \vdash_{lev} c' \circ (pt) \) and from \( pc, \text{High} \vdash_{lev} c' \circ (pt) \) we get by Theorem 2 that \( c' \in \text{NI}_{MM} \) for all \( MM \in \{\text{SC, IBM370, TSO, PSO}\} \).

F. Proofs for showing that transformation does not enforce sequential consistency

In this section we prove that the transformation does not enforce sequentially consistent behavior for the transformed programs (Theorem 3 from the article). For this purpose we recall in Figure 6 the example programs from Figure 13 in the article.

\[
\begin{array}{c}
c = c_1; \text{if}_{14} r_1 \text{ then fence}_{15} \text{ else skip}_{16} \text{ fl; c}_2 \\
c' = c_1; \text{ fence}_{18}; \text{ if}_{14} r_1 \text{ then fence}_{15} \text{ else skip}_{16} \text{ fl; c}_2 \\
\text{ where } \\
c_1 = \text{ load}_{1} r_1 \text{ h; load}_{2} r_2 \text{ 0; load}_{3} r_3 \text{ 1; spawn}_{4}(c_5); \text{ store}_{12} x \text{ r}_2; \text{ store}_{13} y \text{ r}_3 \\
cs = \text{ load}_{4} r_4 \text{ z; load}_{6} r_5 \text{ y; load}_{7} r_6 \text{ x; and}_{8} r_7 \text{ r}_4 \text{ r}_6; \text{ and}_{9} r_8 \text{ r}_5 \text{ r}_6; \text{ store}_{10} l_1 \text{ r}_7; \text{ store}_{11} l_2 \text{ r}_8 \\
c_2 = \text{ store}_{17} z \text{ r}_3 \\
lev(h) = \text{ lev(r}_1) = \text{ High.} \\
lev(x) = \text{ Low for all x } \in X \setminus \{h\} \\
lev(r) = \text{ Low for all r } \in R \setminus \{r_1\}. \\
\end{array}
\]

Figure 6. Transformed program without sequentially consistent behavior

The following program shows that the program \( c \) from Figure 6 is transformed to the program \( c' \) from Figure 6 by our transformation, given the domain assignment is \( lev \) from Figure 6.

Lemma 40. The judgment \( \text{Low, High} \vdash_{lev} c \circ (\text{Low, c'}) \) is derivable for \( c, c' \) and \( lev \) from Figure 6.

Proof: Using the rule [SQ] multiple times together [LX], [OP] and [ST], the judgment \( \text{Low, High} \vdash_{lev} c_5 \circ (\text{Low, c_5}) \) is derivable, because \( pc = \text{Low} \) and \( \text{lev(xr)} = \text{Low} \) holds for all \( xr \in \{t_1, t_5, r_1, r_7, r_8, l_1, l_2\} \), i.e. all variables that are accessed in \( c_5 \), and hence \( pc \cup \text{lev(xr)} \subseteq \text{lev(xr')} \) for all \( xr, xr' \in \{t_1, t_5, r_1, r_7, r_8, l_1, l_2\} \).

Using the rule [SQ] multiple times together [LX], [LC], [SP], [ST] and [OP] the judgment \( \text{Low, High} \vdash_{lev} c_1 \circ (\text{Low, c_1}) \) is derivable, because \( pc = \text{Low} \) and the following three reasons:

First, \( \text{lev(xr)} = \text{Low} \) for all \( xr \in \{t_2, t_3, t_4, x, y\} \), and hence \( pc \cup \text{lev(xr)} \subseteq \text{lev(xr')} \), i.e. all variables that are accessed in all commands except \( \text{load}_{1} \), and hence \( pc \cup \text{lev(xr)} \subseteq \text{lev(xr')} \) for all \( xr, xr' \in \{t_2, t_3, t_4, x, y\} \).

Second, \( \text{lev(r}_1) = \text{High} \), i.e. that register that is written in command \( \text{load}_{1} \), and hence \( pc \cup \text{lev(h)} \subseteq \text{lev(r}_1) \).
Third, \(pc, pt \vdash_{lev} c_S \circ (pt', c_S)\) is derivable for \(pc = \text{Low}, pt = \text{High}\) and \(pt' = \text{Low}\) is derivable.

Using the rule \([\text{ST}]\), the judgment \(\text{Low}, \text{High} \vdash_{lev} c_2 \circ (\text{Low}, c_S)\) is derivable, because \(lev(r_3) \subseteq lev(z)\).

Using the rules \([\text{IT}]\), the judgment \(\text{Low}, \text{Low} \vdash_{lev} c_1 \circ (\text{High}, c_1)\) is derivable for some \(pc, pt \in \{\text{Low}, \text{High}\}\), then \(pc, \text{High} \vdash_{lev} c_2 \circ (\text{Low}, c')\) is derivable.

From the derived fact in the last paragraph combined with \(\text{Low}, \text{High} \vdash_{lev} c_1 \circ (\text{Low}, c_1)\), and \(\text{Low}, \text{High} \vdash_{lev} c_2 \circ (\text{Low}, c_S)\) we get by multiple applications of \([\text{SQ}]\) that \(\text{Low}, \text{High} \vdash_{lev} c \circ (\text{Low}, c')\) is derivable.

**Lemma 41.** The judgment \(\langle c', \text{mem} \rangle \downarrow_{\text{PSO}} \text{mem}'\) with \(\text{mem}(x) = 1\) and \(\text{mem}(x) = 0\) for all \(x \in X \setminus \{x\}\) and \(\text{mem}'(l_2) = 1\) is derivable for \(c'\) from Figure 6.

**Proof:** Let \(1, 2, 3, 4, 5, 13, 6, 7, 8, 9, 10, 11, 12, 18, 17\) be a sequence for fulfilling obligations of commands with the corresponding identifiers in a program run of \(c'\) from Figure 6.

This sequence is possible, because all obligations of commands except of \(\text{store}_{12} r_2\) and \(\text{store}_{13} y r_3\) are fulfilled in the order in which they were assumed, the obligations \(\text{store}_{12} r_2\) and \(\text{store}_{13} y r_3\) may be fulfilled out-of-order due to \(\Phi_{\text{WW}} \in \Phi\) for PSO, and \(r_1\) is 0 when \(\text{if}_{14} r_1\) is fetched (because \(r_1\) is updated to the initial value of \(h\) by \(\text{load}_1 r_1 h\)).

This sequence results in a final memory \(\text{mem}'\) with \(\text{mem}'(l_2) = 1\), because

1) \(\text{store}_{11} l_2 r_8\) updates \(l_2\) to the value of \(r_8\) obtained by \(\text{and}_6 r_8 r_3 r_6\).
2) \(\text{and}_6 r_8 r_3 r_6\) updates \(r_5\) to the conjuction of the values of \(r_5\) and \(r_6\) obtained by \(\text{load}_6 r_5 y\) and \(\text{load}_7 r_6 x\).
3) \(\text{load}_6 r_5 y\) updates \(r_5\) to the initial value of \(x\) and this value is 1
4) \(\text{load}_6 r_5 y\) updates \(r_5\) to the value of \(y\) obtained by \(\text{store}_{13} y r_3\)
5) \(\text{store}_{13} y r_3\) updates \(y\) to the value of \(r_3\) obtained by \(\text{load}_7 r_3 l_1\) and this value is 1.

**Lemma 42.** The judgment \(\langle c', \text{mem} \rangle \downarrow_{\text{SC}} \text{mem}'\) with \(\text{mem}(x) = 1\) and \(\text{mem}(x) = 0\) for all \(x \in X \setminus \{x\}\) and \(\text{mem}'(l_2) = 1\) is derivable for \(c'\) from Figure 6.

**Proof:** Since the initial value of \(l_2\) is 0, i.e. \(\text{mem}'(l_2) = 0\), the variable \(l_2\) must be updated to reach a final memory \(\text{mem}'\) for which \(\text{mem}'(l_2) = 1\) holds. The only update of \(l_2\) is \(\text{store}_{11} l_2 r_8\) and, consequently, \(\text{store}_{11} l_2 r_8\) must update \(l_2\) to 1 to reach a final memory \(\text{mem}'\) for which \(\text{mem}'(l_2) = 1\) holds.

Since the initial value of \(r_8\) is 0, \(r_8\) must be updated. The only update of \(r_8\) is \(\text{and}_6 r_8 r_3 r_6\). According to the semantics of \(\text{and}_6\), \(\text{and}_6 r_8 r_3 r_6\) updates \(r_8\) only to 1 if the values of \(r_5\) and \(r_6\) are both unequal to 0 when assuming the obligation. Since \(r_5\) is initially 0, \(r_5\) must be updated before assuming the obligation. The only update of \(r_5\) is \(\text{load}_6 r_5 y\). Since \(y\) is initially 0, \(y\) must be updated before fulfilling the obligation.

The only update of \(y\) is \(\text{store}_{13} y r_3\). Since sequential consistency requires that all obligations are fulfilled in the order in which they were assumed, this means that \(\text{store}_{12} r_2\) must also be fulfilled before the obligation of \(\text{load}_6 r_5 y\) and that \(\text{store}_{12} r_2\) must also be fulfilled before the obligation of \(\text{load}_7 r_6 x\). Since \(r_2\) is initially 0 and the only update of \(r_2\) is \(\text{load}_2 r_2\) at 0, updates \(r_2\) to 0, this means that \(x\) is updated to 0 before \(\text{load}_6 r_5 y\) is fulfilled in all program runs in which \(r_5\) is updated to 1. Consequently, it is not possible that both registers \(r_5\) and \(r_6\) are 1 when assuming the obligation of \(\text{and}_6\), \(\text{and}_6\) and \(\text{load}_7\) and, hence, it is not possible that \(\text{store}_{11} l_2 r_8\) updates \(l_2\) to 1. Hence, no final memory \(\text{mem}'\) for which \(\text{mem}'(l_2) = 1\).

This finally shows that \(\langle c', \text{mem} \rangle \downarrow_{\text{SC}} \text{mem}'\) with \(\text{mem}(x) = 1\) and \(\text{mem}(x) = 0\) for all \(x \in X \setminus \{x\}\) and \(\text{mem}'(l_2) = 1\) is not derivable for \(c'\) from Figure 6.

We recall Theorem 3 from the article:

**Theorem 4.** The fact that \(pc, \text{High} \vdash_{lev} c \circ (pt, c')\) for some \(pc, pt \in \{\text{Low}, \text{High}\}\) is derivable does not imply that \(\langle c', \text{mem} \rangle \downarrow_{\text{MM}} \text{mem}'\) \(\iff \langle c', \text{mem} \rangle \downarrow_{\text{SC}} \text{mem}'\) for all \(mm \in \{\text{IBM370, TSO, PSO}\}\) holds.

**Proof:** The programs \(c\) and \(c'\) with the domain assignment \(lev\) from Figure 6 are a concrete counter example according to Lemmas 40, 41 and 42.

**G. Proofs for Idempotency of the Transformation**

In this section we prove that the transforming type system is idempotent. We recall Theorem 4 from the article:

**Theorem 5.** If \(pc, \text{High} \vdash_{lev} c \circ (pt, c')\) is derivable for some \(pc, pt \in \{\text{Low}, \text{High}\}\), then \(pc, \text{High} \vdash_{lev} c' \circ (pt', c')\) is also derivable.
Proof: We prove the more general proposition:

If \( pc, pt \vdash_{lev} c \circ (pt' , c') \) is derivable for some \( pc, pt, pt' \in \{Low, High\} \), then

\( pc, pt \vdash_{lev} c' \circ (pt' , c') \) is also derivable.

We prove this by an induction on the length of the derivation for the judgment \( pc, pt \vdash_{lev} c \circ (pt' , c') \).

The induction base are derivations with a length of 1. These derivations are only possible with the rules [SK], [FN], [LC], [LX], [OP], [OP], [ST]. These rule do not perform any transformation. Thus the proposition holds for these cases.

As induction step we assume that the theorem holds for derivations with arbitrary length \( n' \geq 1 \). For the induction step let the derivation length \( n \) be \( n' + 1 \). These derivations are possible with the rules [SP], [SQ], [IL], [IH], [IT] and [WH]. Note that among these rules there is only one rule, namely [IT], that actually performs a transformation directly. In all other cases we can apply the induction hypothesis to obtain that the proposition holds. Thus we focus on the rule [IT].

Only the rule [IT] performs a transformation. From the typing rule [IT] we know that the original instruction is

\[ \text{if}_r \ then \ c_1 \ \text{else} \ c_2 \ \text{fi} \] with \( High, \ High \vdash_{lev} c_n \circ (High, c'_n) \) for \( n \in \{1, 2\} \) for some \( r \in \mathbb{N} \), \( c_1, c_2, c'_1, c'_2 \in C \) and \( \text{r} \in \mathbb{R} \) with \( High, \ High \vdash_{lev} c_n \circ (High, c'_n) \) for \( n \in \{1, 2\} \) and \( \text{lev}(r) = High \) and that \( pt' = High \). From the typing rule, we also know that the transformed instruction is \( \text{fence}_{c'}; \text{if}_r \ then \ c'_1 \ \text{else} \ c'_2 \ \text{fi} \) for some \( r' \in \mathbb{N} \), \( c'_1, c'_2 \in C \).

From \( \text{fence}_{c'}; \text{if}_r \ then \ c'_1 \ \text{else} \ c'_2 \ \text{fi} \) we get by rule [SQ] that in the second application of the transformation \( pc, pt \vdash_{lev} fence_{c'} \circ (pt'', c_F) \) and \( pc, pt'' \vdash_{lev} \text{if}_r \ then \ c'_1 \ \text{else} \ c'_2 \ \text{fi} \circ (High, c_I) \) must be derivable and the transformed program is \( c_F; c_I \).

From the rule [FN] we get that \( pc, pt \vdash_{lev} fence_{c'} \circ (High, fence_{c'}) \) is derivable and thus \( c_F = fence_{c'} \) and \( pt' = High \).

From \( pt = High \) and \( \text{lev}(r) = High \) we get that the only applicable rule is [IH]. From \( High, \ High \vdash_{lev} c_n \circ (High, c'_n) \) we get by the induction hypothesis that \( High, \ High \vdash_{lev} c_n \circ (High, c'_n) \) for \( n \in \{1, 2\} \) and \( \text{lev}(r) = High \). From \( High, \ High \vdash_{lev} c_n \circ (High, c'_n) \) for \( n \in \{1, 2\} \) and \( \text{lev}(r) = High \) we get by rule [IH] that \( c_I = if_r \ then \ c'_1 \ \text{else} \ c'_2 \ \text{fi} \).

From \( pc, pt \vdash_{lev} fence_{c'} \circ (High, c_F) \), \( pc, pt'' \vdash_{lev} \text{if}_r \ then \ c'_1 \ \text{else} \ c'_2 \ \text{fi} \circ (High, c_I) \) and \( c_F = fence_{c'} \) and \( c_I = if_r \ then \ c'_1 \ \text{else} \ c'_2 \ \text{fi} \) we get that \( pc, pt \vdash_{lev} fence_{c'}; \text{if}_r \ then \ c'_1 \ \text{else} \ c'_2 \ \text{fi} \circ (High, fence_{c'}); \text{if}_r \ then \ c'_1 \ \text{else} \ c'_2 \ \text{fi} \) is derivable. 

\[ \square \]